ASIC Design Flow  Using Mentor Graphics   (s1238)

------Introduction------

1)Schematic Generation

    -optimize verilog file

    -generate scan verilog file

    -generate scan edif file

    -generate schematic

2)Schematic Verification

3)Insert Delay Unit

4)Layout

5)FAQ