

Integrated circuits, in contrary to discrete circuits, can be designed only with computer-aided simulation tools. A design can be successful only if those computer simulators satisfactorily imitate real circuits. The results of simulations are only as good as the accuracy of the models used. To match characteristics of basic semiconductor devices, relatively complex mathematical models with about thirty to fifty different parameters are used. It is not possible to obtain correct results, even with a perfect model, if inaccurate parameters are used. For a successful design it is very important to understand the meaning of each model parameter and how this parameter is used in mathematical formulas used by SPICE programs.

This chapter presents equations and formulas which are used for modeling semiconductor devices in SPICE programs. Depending on the implementations various mathematical models are used. For example, the MOS transistor is described by more than 20 different models. It is not possible to cover all the models implemented in various SPICE programs in this book. Only the most basic and commonly used models are described in this Chapter.

The following table describes common symbols which are used throughout Chapter 6.

Common symbols used in equations	
T	Absolute temperature in K
T_{nom}	Nominal temperature in K at which all parameters were measured
k	Boltzmann constant $k = 8.62 \cdot 10^{-5}$ eV/K
q	Electron charge $q = 1.6 \cdot 10^{-19}$ C
V_T	Thermal potential $V_T = kT/q \approx 25.8$ mV at 300 °K
ϵ_0	Permittivity of free space $\epsilon_0 = 8.85 \cdot 10^{-12}$ F/m
ϵ_{si}	Relative permittivity of Si (silicon)
ϵ_{ox}	Relative permittivity of SiO_2 (silicon oxide)

B - GaAs FET

PSPICE only

GaAs FET Model

.MODEL *Model_name GASFET* [*Model parameters*]

1. Model parameters

In PSPICE, four different models are implemented: level1 through level4.

Parameters for All Levels				
<i>Name</i>	<i>Parameter</i>	<i>Units</i>	<i>Default</i>	<i>Typical</i>
LEVEL	Model index	-	1	2
VTO	Pinch-off voltage	V	-2.5	-2.0
BETA	Transconductance coefficient	A/V ²	0.1	0.1
LAMBDA	Channel-length modulation parameter	1/V	0	10 ³
RD	Drain ohmic resistance	Ω	0	100
RS	Source ohmic resistance	Ω	0	100
RG	Gate ohmic resistance	Ω	0	10
IS	Gate p-n saturation current	A	10 ⁻¹⁴	10 ⁻¹⁴
N	Gate p-n emission coefficient	-	1	1.2
VBI	Gate p-n potential	V	1.0	0.9
CGS	Zero-bias G-S junction capacitance	F	0	5 pF
CGD	Zero-bias G-D junction capacitance	F	0	5 pF
CDS	Zero-bias D-S capacitance	F	0	1 pF
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	0.5
EG	Bandgap voltage	eV	1.1	1.4
XTI	IS temperature exponent	-	0	
VTOTC	VTO temperature coefficient	V/°C	0	
BETATCE	BETA exponential temperature coefficient	%/°C	0	
TRG1	RG temperature coefficient (linear)	1/°C	0	0.001
TRD1	RD temperature coefficient (linear)	1/°C	0	0.001

TRS1	RS temperature coefficient (linear)	1/°C	0	0.001
KF	Flicker noise coefficient	-	0	-
AF	Flicker noise exponent	-	1	-


Parameters for Level 1				
<i>Name</i>	<i>Parameter</i>	<i>Units</i>	<i>Default</i>	<i>Typical</i>
ALPHA	Saturation voltage parameter	1/V	2.0	2.0
TAU	Conduction current delay time	s	0	
M	Gate <i>pn</i> grading coefficient	-	0.5	0.5

Parameters for Level 2				
<i>Name</i>	<i>Parameter</i>	<i>Units</i>	<i>Default</i>	<i>Typical</i>
ALPHA	Saturation voltage parameter	1/V	2.0	2.0
B	Doping tail extending parameter	1/V	0.3	0.3
TAU	Conduction current delay time	s	0	
M	Gate p-n grading coefficient	-	0.5	0.5
VDELTA	Capacitance transition voltage	V	0.2	0.2
VMAX	Capacitance limiting voltage	V	0.5	0.5

Parameters for Level3				
<i>Name</i>	<i>Parameter</i>	<i>Units</i>	<i>Default</i>	<i>Typical</i>
ALPHA	Saturation voltage parameter	1/V	2.0	2.0
GAMMA	Static feedback parameter	-	0	
DELTA	Output feedback parameter	1/AV	0	
Q	Power-law parameter	-	2	2
TAU	Conduction current delay time	s	0	
M	Gate <i>pn</i> grading coefficient	-	0.5	0.5
VDELTA	Capacitance transition voltage	V	0.2	0.2
VMAX	Capacitance limiting voltage	V	0.5	0.5

Parameters for Level 4				
Name	Parameter	Units	Default	Typical
ACGAM	Capacitance modulation	-	0	
DELTA	Output feedback parameter	1/AV	0	
Q	Power-law parameter	-	2	2
HFGAM	High-frequency V_{GD} feedback parameter	-	0	
HFG1	HFGAM modulation by V_{SG}	1/V	0	
HFG2	HFGAM modulation by V_{DG}	1/V	0	
HFETA	High-frequency V_{GS} feedback parameter	-	0	
HFE1	HFETA modulation by V_{GD}	1/V	0	
HFE2	HFETA modulation by V_{GS}	1/V	0	
LFGAM	Low-frequency feedback parameter	-	0	
LFG1	LFGAM modulation by V_{SG}	1/V	0	
LFG2	LFGAM modulation by V_{DG}	1/V	0	
MXI	Saturation knee-potential modulation	-	0	
MVST	Subthreshold modulation	1/V	0	
P	Linear-region power law exponent	-	2	2
TAUD	Relaxation time for thermal reduction	s	0	
TAUG	Relaxation time for GAM feedback	s	0	
VBD	Gate junction breakdown potential	V	1	5
VST	Subthreshold potential	V	0	0
XC	Capacitance pinch-off reduction factor	-	0	
XI	Saturation knee potential factor	-	1000	
Z	Knee transition parameter	-	0.5	
VMAX	Capacitance limiting voltage	V	0.5	0.5

2. Equivalent diagram



Terminal voltage used in equations	
V_{DS}	intrinsic drain-source voltage
V_{GS}	intrinsic gate-source voltage
V_{GD}	intrinsic gate-drain voltage
Other parameters such as V_T , T , and T_{nom} are defined in the introductory section	

3. Model equations

dc Currents for Level 1

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - VTO < 0$ (cutoff region):

$$I_D = 0 \quad (\text{B-1})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - VTO > 0$ (linear and saturation region):

$$I_D = \text{BETA} (1 + \text{LAMBDA} V_{DS}) (V_{GS} - VTO)^2 \tanh(\text{ALPHA} V_{DS}) \quad (\text{B-2})$$

For $V_{DS} < 0$ (inverted mode) source and drain terminals are switched.

dc Currents for Level 2

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - VTO < 0$ (cutoff region):

$$I_D = 0 \quad (\text{B-3})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - VTO > 0$ (linear and saturation region):

$$I_D = \text{BETA} (1 + \text{LAMBDA} V_{DS}) (V_{GS} - VTO)^2 \frac{K_t}{1 + \text{B} (V_{GS} - VTO)} \quad (\text{B-4})$$

where K_t is a polynomial approximation of hyperbolic tangent:

$$K_t = \begin{cases} 1 - \left(1 - \frac{V_{DS} \text{ALPHA}}{3}\right)^3 & \text{for } 0 < V_{DS} < 3 / \text{ALPHA} \\ 1 & \text{for } V_{DS} \geq 3 / \text{ALPHA} \end{cases} \quad (\text{B-5})$$

For $V_{DS} < 0$ (inverted mode) source and drain terminals are switched.

dc Currents for Level 3

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - V_{TO} < 0$ (cutoff region)

$$I_D = 0 \quad (\text{B-6})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - V_{TO} > 0$ (linear and saturation region)

$$I_D = \frac{I_{DSO}}{1 + \text{DELTA} V_{DS} I_{DSO}} \quad (\text{B-7})$$

$$I_{DSO} = \text{BETA} (V_{GS} - V_{TO})^2 K_t \quad (\text{B-8})$$

$$V_{TO} = VTO - GAMMA V_{DS} \quad (\text{B-9})$$

$$K_t = \begin{cases} 1 - \left(1 - \frac{V_{DS} \text{ALPHA}}{3}\right)^3 & \text{for } 0 < V_{DS} < 3 / \text{ALPHA} \\ 1 & \text{for } V_{DS} \geq 3 / \text{ALPHA} \end{cases} \quad (\text{B-10})$$

For $V_{DS} < 0$ (inverted mode) source and drain terminals are switched.

For the Level 4 model see the PSPICE Reference Manual and A. E. Parker and D. J. Skellern, "Improved MESFET Characterization for Analog Circuit Design and Analysis," 1992 IEEE GaAs IC Symposium Technical Digest, pp. 225-228, Miami Beach, October 4-7, 1992.

Capacitances for Level 1

$$C_{GS} = \begin{cases} R\text{area} \text{ CGS} \left(1 - \frac{V_{GS}}{\text{VBI}}\right)^{-M} & \text{for } V_{GS} \leq \text{FC VBI} \\ R\text{area} \text{ CGS} (1 - \text{FC})^{-(1+M)} \left[1 - \text{FC}(1 + M) + \frac{M V_{GS}}{\text{VBI}}\right] & \text{for } V_{GS} > \text{FC VBI} \end{cases} \quad (\text{B-11})$$

$$C_{GD} = \begin{cases} R\text{area} \text{ CGD} \left(1 - \frac{V_{GD}}{\text{VBI}}\right)^{-M} & \text{for } V_{GD} \leq \text{FC VBI} \\ R\text{area} \text{ CGD} (1 - \text{FC})^{-(1+M)} \left[1 - \text{FC}(1 + M) + \frac{M V_{GD}}{\text{VBI}}\right] & \text{for } V_{GD} > \text{FC VBI} \end{cases} \quad (\text{B-12})$$

Capacitances for Level 2 and Level 3

$$C_{GS} = R\text{area} \left(\text{CGS} \frac{K_1 K_2}{\sqrt{1 - \frac{V_n}{\text{VBI}}}} + \text{CGD} K_3 \right) \quad (\text{B-13})$$

$$C_{GD} = R\text{area} \left(\text{CGS} \frac{K_1 K_3}{\sqrt{1 - \frac{V_n}{\text{VBI}}}} + \text{CGD} K_2 \right) \quad (\text{B-14})$$

$$K_1 = 0.5 \left[1 + \frac{V_e - \text{VTO}}{\sqrt{(V_e - \text{VTO})^2 + \text{VDELTA}^2}} \right] \quad (\text{B-15})$$

$$K_2 = 0.5 \left[1 + \frac{V_{GS} - V_{GD}}{\sqrt{(V_{GS} - V_{GD})^2 + \frac{1}{\text{ALPHA}^2}}} \right] \quad (\text{B-16})$$

$$K_3 = 0.5 \left[1 - \frac{V_{GS} - V_{GD}}{\sqrt{(V_{GS} - V_{GD})^2 + \frac{1}{\text{ALPHA}^2}}} \right] \quad (\text{B-17})$$

$$V_n = \begin{cases} 0.5 \left[V_e + \text{VTO} + \sqrt{(V_e - \text{VTO})^2 + \text{VDELTA}^2} \right] & \text{for } V_o < \text{VMAX} \\ \text{VMAX} & \text{for } V_o \geq \text{VMAX} \end{cases} \quad (\text{B-18})$$

$$V_e = 0.5 \left[V_{GS} + V_{GD} + \sqrt{(V_{GS} - V_{GD})^2 + \frac{1}{\text{ALPHA}^2}} \right] \quad (\text{B-19})$$

$$V_O = 0.5 \left[V_e + \mathbf{VTO} + \sqrt{(V_e - \mathbf{VTO})^2 + \mathbf{VDELTA}^2} \right] \quad (\text{B-20})$$

Noise for All Levels

$$I_{RSn}^2 = R_{area} \frac{4kT}{\mathbf{RS}} BW \quad (\text{B-21})$$

$$I_{RDn}^2 = R_{area} \frac{4 k T}{\mathbf{RD}} BW \quad (\text{B-22})$$

$$I_{Dn}^2 = (I_{shot}^2 + I_{flicker}^2) BW \quad (\text{B-23})$$

$$I_{shot}^2 = 2 q I_D \quad (\text{B-24})$$

$$I_{flicker}^2 = \frac{\mathbf{KF} I_D^{\mathbf{AF}}}{Freq} \quad (\text{B-25})$$

Both bandwidth BW and frequency $Freq$ are expressed in Hz. Thermal noise is generated by the series resistance. The parameter R_{area} indicates that for diodes with large relative area, the actual resistance is smaller. Shot noise is proportional to the drain current as shown by Eq. (B-24). Flicker noise dominates at low frequencies. It increases with the current level and is inversely proportional to the frequency, as shown by Eq. (B-25). The flicker noise source is described by two parameters, **KF** and **AF**. Description of MESFET models can be found in PSPICE Reference Manual and in more detail in:

Level 1 W. R. Curtice, “A MESFET Model for Use in the Design of GaAs Integrated Circuits,” *IEEE Trans. On Microwave Theory and Techniques MTT-28*, pp. 448-456, 1980.

Level 2 H. Statz, P. Newman, I. W. Smith, R. A. Pucel, and H. A. Haus, “GaAs FET Device and Circuit Simulation in SPICE,” *IEEE Transactions on Electron Devices ED-34*, pp. 160-169, February 1987. This is the same model as implemented in SPICE3 using the names starting with the letter **Z**.

Level 3 A. J. McCamant, G. D. McCormack, and D. H. Smith, “An Improved GaAs MESFET Model for SPICE,” *IEEE Trans. on Microwave Theory and Techniques MTT-38*, June 1990.

Level 4 A. E. Parker and D. J. Skellern, “Improved MESFET Characterization for Analog Circuit Design and Analysis,” *1992 IEEE GaAs IC Symposium Technical Digest*, pp. 225-228, Miami Beach, October 4-7, 1992.

D - Diode**Diode Model**

.MODEL Model_name D [Model parameters]


1. Model parameters

Name	Parameter	Units	Default	Typical
IS	Saturation current for $R_{area} = 1$	A	10^{-14}	10^{-14}
RS	Ohmic series resistance for $R_{area} = 1$	Ω	0	3
N	Emission coefficient	-	1	1
TT	Transit time	s	0	10^{-9}
CJO	Zero-bias junction capacitance for $R_{area} = 1$	F	0	$3 \cdot 10^{-12}$
VJ	Junction potential	V	1	0.8
M	Grading coefficient	-	0.5	0.5
EG	Energy gap	eV	1.11	1.11
XTI	Saturation current temperature exponent	-	3.0	3.0
KF	Flicker noise coefficient	-	0	-
AF	Flicker noise exponent	-	1	-
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	-
BV	Reverse breakdown voltage	V	∞	80
IBV	Current at breakdown voltage	A	10^{-3}	$2 \cdot 10^{-3}$
TNOM	Temperature at which parameters were measured	$^{\circ}\text{C}$	27	27

PSPICE extensions

IKF	Corner for high injection current roll-off for $R_{area} = 1$	A	∞	0.1
TIKF	IKF temperature coefficient (linear)	$1/{}^{\circ}\text{C}$	0	0
ISR	Recombination saturation current for $R_{area} = 1$	A	0	10^{-8}
NR	Recombination emission coefficient	-	2	2
NBV	Reverse breakdown ideality factor	-	1	1
IBVL	Low-level reverse breakdown “knee” current for $R_{area} = 1$	A	0	0
NBVL	Low-level reverse breakdown ideality factor	-	1	10^{-8}
TBV1	BV temperature coefficient (linear)	$1/{}^{\circ}\text{C}$	0	0.003
TBV2	BV temperature coefficient (quadratic)	$1/{}^{\circ}\text{C}^2$	0	0
TRS1	RS temperature coefficient (linear)	$1/{}^{\circ}\text{C}$	0	0.002
TRS2	RS temperature coefficient (quadratic)	$1/{}^{\circ}\text{C}^2$	0	0

2. Equivalent diagram



Terminal voltage used in equations	
V_n	intrinsic diode voltage
Other parameters such as V_r , T , and T_{nom} are defined in the introductory section	

3. Model equations

dc Currents

$$I_D = R \text{area} (I_{Forward} - I_{Reverse}) \quad (\text{D-1})$$

$$I_{Forward} = I_{Normal} + I_{Recombination} \quad (\text{D-2})$$

$$I_{Normal} = \mathbf{IS} \sqrt{\frac{\mathbf{IKF}}{\mathbf{IKF} + I_{Normal}}} \left[\exp\left(\frac{V_D}{\mathbf{NV}_T}\right) - 1 \right] \quad (\text{D-3})$$

$$I_{Recombination} = \mathbf{ISR} \left[\left(1 - \frac{V_D}{\mathbf{VJ}} \right)^2 + 0.005 \right]^{\frac{M}{2}} \left[\exp\left(\frac{V_D}{\mathbf{NRV}_T}\right) - 1 \right] \quad (\text{D-4})$$

$$I_{Reverse} = \mathbf{IBV} \exp\left(-\frac{V_D + \mathbf{VB}}{\mathbf{NBV} V_T}\right) + \mathbf{IBVL} \exp\left(-\frac{V_D + \mathbf{VB}}{\mathbf{NBVL} V_T}\right) \quad (\text{D-5})$$

The diode is really modeled as two virtual diodes connected in parallel: one for diffusion-based phenomena (**IS**, **N**), and a second for recombination phenomena (**ISR**, **NR**). Both

diodes are described by the “diode equation,” where **IS** and **ISR** are modified by middle terms of Eq. (D-3) and (D-4). For very high injection levels, the diode characteristics are flattened using the **IKF** parameter in Eq. (D-3). The recombination current is a function of the depletion-layer width (see the term of Eq. (D-4) with **VJ** and **M** parameters). Typically, **NR** ≈ 2, and the diffusion phenomena dominate in the normal and high current range. Generation phenomena dominate in the low forward current range and for reverse bias. Note that **ISR** is usually 3 to 4 orders of magnitude larger than **IS**. The reverse diode characteristic in the vicinity of the breakdown voltage is modeled using Eq. (D-5) with **IBV**, **VB**, **NBV**, **NBVL**, and **IBVL** as parameters.

Capacitances

$$C_D = C_{\text{transit-time}} + R_{\text{area}} C_{\text{depletion}} \quad (\text{D-6})$$

$$C_{\text{transit-time}} = \mathbf{TT} \frac{\partial}{\partial V_D} (I_{\text{Forward}}) \approx \mathbf{TT} \frac{I_D}{\mathbf{N}_{\text{eff}} V_T} \approx \frac{\mathbf{TT}}{r_D} \quad (\text{D-7})$$

$$C_{\text{depletion}} = \begin{cases} \mathbf{CJO} \left(1 - \frac{V_D}{\mathbf{VJ}}\right)^{-M} & \text{for } V_D \leq \mathbf{FC} \mathbf{VJ} \\ \mathbf{CJO} (1 - \mathbf{FC})^{-(1+M)} \left[1 - \mathbf{FC} (1 + M) + M \frac{V_D}{\mathbf{VJ}}\right] & \text{for } V_D > \mathbf{FC} \mathbf{VJ} \end{cases} \quad (\text{D-8})$$

The junction capacitance always has two components: $C_{\text{transit-time}}$ which is proportional to the diode current, Eq. (D-6); and $C_{\text{depletion}}$ which changes with voltage in the same manner as the depletion-layer thickness changes, Eq. (D-7).

Temperature Effects

$$\mathbf{IS}(T) = \mathbf{IS} \left(\frac{T}{T_{\text{nom}}} \right)^{\frac{\mathbf{XTI}}{\mathbf{N}}} \exp \left[\left(\frac{T}{T_{\text{nom}}} - 1 \right) \frac{\mathbf{EG}}{\mathbf{N} V_T} \right] \quad (\text{D-9})$$

$$\mathbf{ISR}(T) = \mathbf{ISR} \left(\frac{T}{T_{\text{nom}}} \right)^{\frac{\mathbf{XTI}}{\mathbf{NR}}} \exp \left[\left(\frac{T}{T_{\text{nom}}} - 1 \right) \frac{\mathbf{EG}}{\mathbf{NR} V_T} \right] \quad (\text{D-10})$$

$$\mathbf{IKF}(T) = \mathbf{IKF} \left[1 + \mathbf{TIKF} (T - T_{\text{nom}}) \right] \quad (\text{D-11})$$

$$\mathbf{BV}(T) = \mathbf{BV} \left[1 + \mathbf{TBV1} (T - T_{\text{nom}}) + \mathbf{TBV2} (T - T_{\text{nom}})^2 \right] \quad (\text{D-12})$$

$$\mathbf{RS}(T) = \mathbf{RS} \left[1 + \mathbf{TRS1} (T - T_{\text{nom}}) + \mathbf{TRS2} (T - T_{\text{nom}})^2 \right] \quad (\text{D-13})$$

$$\mathbf{CJO}(T) = \mathbf{CJO} \left\{ 1 + \mathbf{M} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{VJ}(T)}{\mathbf{VJ}} \right) \right] \right\} \quad (\text{D-14})$$

$$\mathbf{VJ}(T) = \mathbf{VJ} \frac{T}{T_{non}} - 3 V_T \ln \left(\frac{T}{T_{non}} \right) - \mathbf{EG} \frac{T}{T_{non}} + 1.16 - 0.000702 \frac{T^2}{T + 1108} \quad (\text{D-15})$$

Equation (D-15) is valid only for silicon, since it approximates the silicon energy bandgap variation with temperature.

Noise

$$I_{Rn}^2 = R_{area} \frac{4 k T}{R_S} BW \quad (\text{D-16})$$

$$I_{Dn}^2 = (I_{shot}^2 + I_{flicker}^2) BW \quad (\text{D-17})$$

$$I_{shot}^2 = 2 q I_D \quad (\text{D-18})$$

$$I_{flicker}^2 = \frac{\mathbf{KF} I_D^{\mathbf{AF}}}{Freq} \quad (\text{D-19})$$

Both bandwidth BW and frequency $Freq$ are expressed in Hz. Thermal noise is generated by the series resistance. The parameter R_{area} indicates that for diodes with large relative area, the actual resistance is smaller. Shot noise is proportional to the diode current, as shown by Eq. (D-18). Flicker noise dominates at low frequencies. It increases with the current level and is inversely proportional to the frequency, as shown by Eq. (D-19). The flicker noise source is described by two parameters, **KF** and **AF**.

Equations (D-1) through (D-19) are implemented in PSPICE. The Berkeley SPICE2 and SPICE3 programs use a simpler diode model. Equations for SPICE2/SPICE3 can be obtained by setting the additional PSPICE parameters to their default values.

J - JFET**JFET Models**


.MODEL Model_name NJF [*Model parameters*]

.MODEL Model_name PJF [*Model parameters*]

1. Model parameters

Name	Parameter	Units	Default	Typical
VTO	Threshold voltage	V	-2.0	-2.0
BETA	Transconductance parameter	A/V ²	10 ⁻⁴	10 ⁻⁴
LAMBDA	Channel-length modulation parameter	1/V	0	0
RD	Drain resistance	Ω	0	20
RS	Source resistance	Ω	0	20
CGS	Zero-bias G-S junction capacitance	F	0	5 pF
CGD	Zero-bias G-D junction capacitance	F	0	5 pF
PB	Gate junction potential	V	1	0.8
IS	Gate junction saturation current	A	1.0 ⁻¹⁴	1.0 ⁻¹⁵
KF	Flicker noise coefficient	-	0	
AF	Flicker noise exponent	-	1	1
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	0.5
TNOM	Parameter measurement temperature	°C	27	27
PSPICE extensions				
N	Gate <i>pn</i> emission coefficient	-	1	1
ISR	Gate <i>pn</i> recombination current parameter	A	0	
NR	Emission coefficient for ISR	-	2	2
ALPHA	Ionization coefficient	1/V	0	
VK	Ionization “knee” voltage	V	0	
M	Grading p-n coefficient	-	0.5	0.5
VTOTC	VTO temperature coefficient	V/°C	0	
BETACE	BETA exponential temperature coefficient	%/°C	0	
XTI	IS temperature coefficient	-	3	3

2. Equivalent diagram



Terminal voltage used in equations	
V_{DS}	intrinsic drain-source voltage
V_{GS}	intrinsic gate-source voltage
Other parameters such as V_r , T , and T_{nom} are defined in the introductory section	

3. Model equations

dc Currents

$$I_{Gate} = R_{area} (I_{GS} + I_{GD}) \quad (\text{J-1})$$

$$I_{GS} = \mathbf{IS} \left[\exp\left(\frac{V_{GS}}{\mathbf{N} V_T}\right) - 1 \right] + K_{GS} \mathbf{ISR} \left[\exp\left(\frac{V_{GS}}{\mathbf{NR} V_T}\right) - 1 \right] \quad (\text{J-2})$$

$$K_{GS} = \left[\left(1 - \frac{V_{GS}}{\mathbf{PB}} \right)^2 + 0.005 \right]^{\frac{M}{2}} \quad (\text{J-3})$$

$$I_{GD} = \mathbf{IS} \left[\exp\left(\frac{V_{GD}}{\mathbf{N} V_T}\right) - 1 \right] + K_{GD} \mathbf{ISR} \left[\exp\left(\frac{V_{GD}}{\mathbf{NR} V_T}\right) - 1 \right] + I_I \quad (\text{J-4})$$

$$K_{GD} = \left[\left(1 - \frac{V_{GD}}{\mathbf{PB}} \right)^2 + 0.005 \right]^{\frac{\mathbf{M}}{2}} \quad (\mathbf{J-5})$$

$$I_I = \begin{cases} I_D \text{ ALPHA } V_{dif} \exp\left(-\frac{V_{DG}}{V_{dif}}\right) & \text{for } 0 < V_{GS} - \mathbf{VTO} < V_{DS} \\ 0 & \text{otherwise} \end{cases} \quad (\mathbf{J-6})$$

$$I_{Drain} = Rarea (I_D - I_{GD}) \quad (\mathbf{J-7})$$

$$I_{Source} = Rarea (-I_D - I_{GS}) \quad (\mathbf{J-8})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - \mathbf{VTO} < 0$ (cutoff region)

$$I_D = 0 \quad (\mathbf{J-9})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{DS} < V_{GS} - \mathbf{VTO}$ (linear region)

$$I_D = \mathbf{BETA} (1 + \mathbf{LAMBDA} V_{DS}) V_{DS} [2(V_{GS} - \mathbf{VTO}) - V_{DS}] \quad (\mathbf{J-10})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{DS} > V_{GS} - \mathbf{VTO}$ (saturation region)

$$I_D = \mathbf{BETA} (1 + \mathbf{LAMBDA} V_{DS}) (V_{GS} - \mathbf{VTO})^2 \quad (\mathbf{J-11})$$

For $V_{DS} < 0$ (inverted mode) source and drain terminals are switched and Eqs. (J-1) through (J-11) are used.

Equations for drain current in the JFET model are derived from the MOS FET level-1 model of Shichman and Hodges. The above formulas are for the model implemented in PSPICE. SPICE2 and SPICE3 models are simple and can be obtained by setting the default value for additional PSPICE parameters.

Capacitances

In the JFET model only depletion capacitances are used.

$$C_{GS} = \begin{cases} Rarea \mathbf{CGS} \left(1 - \frac{V_{GS}}{\mathbf{PB}} \right)^{-\mathbf{M}} & \text{for } V_{GS} \leq \mathbf{FC} \mathbf{PB} \\ Rarea \mathbf{CGS} (1 - \mathbf{FC})^{-(1+\mathbf{M})} \left[1 - \mathbf{FC} (1 + \mathbf{M}) + \frac{\mathbf{M} V_{GS}}{\mathbf{PB}} \right] & \text{for } V_{GS} > \mathbf{FC} \mathbf{PB} \end{cases} \quad (\mathbf{J-12})$$

$$C_{GD} = \begin{cases} Rarea \mathbf{CGD} \left(1 - \frac{V_{GD}}{\mathbf{PB}} \right)^{-\mathbf{M}} & \text{for } V_{GD} \leq \mathbf{FC} \mathbf{PB} \\ Rarea \mathbf{CGD} (1 - \mathbf{FC})^{-(1+\mathbf{M})} \left[1 - \mathbf{FC} (1 + \mathbf{M}) + \frac{\mathbf{M} V_{GD}}{\mathbf{PB}} \right] & \text{for } V_{GD} > \mathbf{FC} \mathbf{PB} \end{cases} \quad (\mathbf{J-13})$$

Temperature effects

$$\mathbf{VTO}(T) = \mathbf{VTO} + \mathbf{VTOTC} (T - T_{nom}) \quad (\mathbf{J-14})$$

$$\mathbf{BETA}(T) = \mathbf{BETA} 1.01^{\mathbf{BETATC}(T - T_{nom})} \quad (\mathbf{J-15})$$

$$\mathbf{IS}(T) = \mathbf{IS} \left(\frac{T}{T_{nom}} \right)^{\frac{\mathbf{XTI}}{\mathbf{N}}} \exp \left(\frac{\left(\frac{T}{T_{nom}} - 1 \right) 1.11}{\mathbf{N} V_T} \right) \quad (\mathbf{J-16})$$

$$\mathbf{ISR}(T) = \mathbf{ISR} \left(\frac{T}{T_{nom}} \right)^{\frac{\mathbf{XTI}}{\mathbf{NR}}} \exp \left(\frac{\left(\frac{T}{T_{nom}} - 1 \right) 1.11}{\mathbf{NR} V_T} \right) \quad (\mathbf{J-17})$$

$$\mathbf{PB}(T) = \mathbf{PB} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - 1.11 \frac{T}{T_{nom}} + 1.16 - 0.000702 \frac{T^2}{T+1108} \quad (\mathbf{J-18})$$

$$\mathbf{CGS}(T) = \mathbf{CGS} \left\{ 1 + \mathbf{M} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\mathbf{J-19})$$

$$\mathbf{CGD}(T) = \mathbf{CGD} \left\{ 1 + \mathbf{M} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\mathbf{J-20})$$

In the JFET model, series ohmic resistances RS and RD are not temperature-dependent.

Thermal Noise

$$I_{RSn}^2 = R_{area} \frac{4kT}{\mathbf{RS}} BW \quad (\mathbf{J-21})$$

$$I_{RDn}^2 = R_{area} \frac{4kT}{\mathbf{RD}} BW \quad (\mathbf{J-22})$$

Shot and flicker noise

$$I_{Dn}^2 = (I_{shot}^2 + I_{flicker}^2) BW \quad (\mathbf{J-23})$$

$$I_{shot}^2 = 2 q I_D \quad (\mathbf{J-24})$$

$$I_{flicker}^2 = \frac{\mathbf{KF} I_D^{\mathbf{AF}}}{Freq} \quad (\mathbf{J-25})$$

Both bandwidth *BW* and frequency *Freq* are expressed in Hz. Thermal noise is generated by the series resistance. The parameter *Rarea* indicates that for a transistor with large relative area, the actual resistance is smaller. Shot noise is proportional to the drain current, as shown by Eq. (J-24). Flicker noise dominates at low frequencies. It increases with the current level and is inversely proportional to the frequency, as shown by Eq. (J-25). The flicker noise source is described by two parameters, **KF** and **AF**.

M - MOS Transistor

MOS Transistor Models

.MODEL *Model_name* NMOS [*Model parameters*]

.MODEL *Model_name* PMOS [*Model parameters*]

A large number of MOS transistor models are used. These models are distinguished by the keyword LEVEL and a number. Some SPICE implementations (i.e. AIM-SPICE) have up to 20 different levels of MOS models. In this section three basic levels (1, 2, and 3), which are implemented in all SPICE versions, and the newer BSIM models, which are also becoming a standard, are described.

LEVEL=1	Shichman-Hodges model [1] [8]	All SPICE implementations
LEVEL=2	Geometric based analytical Meyer model [2] [8]	All SPICE implementations
LEVEL=3	Semi-empirical short channel Dang model [3] [8]	All SPICE implementations
LEVEL=4	BSIM1 (Berkeley Short Channel Igfet Model) [4] [9]	SPICE3 and new PSPICE
LEVEL=5	BSIM2 Jeng model [5] [9]	SPICE3
LEVEL=5	BSIM3 (version 1) [6] [9]	New PSPICE
LEVEL=6	BSIM3 (version 2) [6] [9]	new PSPICE
LEVEL=6	MOS6 Sakurai-Newton model [7]	SPICE3

1. Parameters of MOS transistor models

Common for all Levels				
<i>Name</i>	<i>Parameter description</i>	<i>Unit</i>	<i>Default</i>	<i>Typical</i>
LEVEL	Model index	-	1	
L	Default channel length (PSPICE only)	m	DEFL	100 μ
W	Default channel width (PSPICE only)	m	DEFL	100 μ
RD	Drain ohmic resistance	Ω	0	5
RS	Source ohmic resistance	Ω	0	5
RG	Gate ohmic resistance (PSPICE only)	Ω	0	5
RB	Bulk/substrate ohmic resistance (PSPICE only)	Ω	0	5
CBD	Zero-bias bulk-drain junction capacitance	F	0	20 fF
CBS	Zero-bias bulk-source junction capacitance	F	0	20 fF
IS	Bulk junction saturation current	A	10^{-14}	$3 \cdot 10^{-15}$
JS	Bulk junction saturation current per sq-meter of junction area	A/m ²	0	10^{-8}

JSSW	Bulk junction saturation current per length of sidewall area (PSPICE only)	A/m	0	10^{-12}
N	Bulk junction emission coefficient (PSPICE only)	-	1	1
PB	Bulk junction potential	V	0.8	0.85
PBSW	Bulk junction sidewall potential (PSPICE only)	V	PB	0.85
CGSO	Gate-source overlap capacitance per meter channel width	F/m	0	$3 \cdot 10^{-11}$
CGDO	Gate-drain overlap capacitance per meter channel width	F/m	0	$3 \cdot 10^{-11}$
CGBO	Gate-bulk overlap capacitance per meter channel length	F/m	0	$3 \cdot 10^{-10}$
RSH	Drain and source diffusion sheet resistance	$\Omega/$	0	10
CJ	Zero-bias bulk junction bottom capacitance per square meter of junction area	F/m ²	0	$2 \cdot 10^{-4}$
CJSW	Zero-bias bulk junction sidewall capacitance per length of sidewall	F/m	0	10^{-8}
MJ	Bulk junction bottom grading coefficient	-	0.5	0.5
CJSW	Zero-bias bulk junction sidewall capacitance per meter of junction perimeter (PSPICE only)	F/m	0	10^{-9}
MJSW	Bulk junction sidewall grading coefficient (PSPICE only)	-	0.50 (Level 1) 0.33 (Level 2, 3)	
TT	Bulk junction transit time (PSPICE only)	s	0	10^{-8}
KF	Flicker noise coefficient	-	0	10^{-26}
AF	Flicker noise exponent	-	1.0	1.2
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	0.5
TNOM	Nominal temperature which overwrites the value specified in .OPTION statement (SPICE3 only)	K	300	300

Level 1, 2, 3, and 6 (Sakurai-Newton)				
<i>Name</i>	<i>Parameter description</i>	<i>Unit</i>	<i>Default</i>	<i>Typical</i>
VTO	Zero-bias threshold voltage	V	0	1.0
KP	Transconductance parameter	A/V ²	2·10 ⁻⁵	3·10 ⁻⁵
GAMMA	Bulk threshold parameter	V ^{0.5}	0	0.35
PHI	Surface potential	V	0.6	0.65
LAMBDA	Channel-length modulation parameter (level 1 and level 2 only)	1/V	0	0.02
TOX	Oxide thickness	m	10 ⁻⁷	10 ⁻⁷
NSUB	Substrate doping	cm ⁻³	0	5·10 ¹⁵
NSS	Surface state density	cm ⁻²	0	2·10 ¹⁰
NFS	Fast surface state density	cm ⁻²	0	10 ¹⁰
TPG	Type of gate material (+1 for opposite to substrate, -1 for same as substrate, and 0 for Al gate)	-	1	1
XJ	Metallurgical junction depth	m		1u
LD	Lateral diffusion	m	0	0.7u
WD	Lateral diffusion width (PSPICE only)	m	0	0.5u
UO	Surface mobility	cm ² /V-s	600	700
UCRIT	Critical field for mobility degradation (level 2 only)	V/cm	10 ⁴	10 ⁴
UEXP	Critical field exponent in mobility degradation (level 2 only)	-	0	0.1
UTRA	Transverse field coefficient (mobility) (deleted for level 2)	-	0	0.3
VMAX	Maximum drift velocity of carriers	m/s	0	3·10 ⁴
NEFF	Total channel charge (fixed and mobile) coefficient (level 2 only)	-	1.0	3.0
XQC	Thin-oxide capacitance model flag and a fraction of channel charge attributed to drain (0-0.5)	-	1	0.4
DELTA	Width effect on threshold voltage	-	0	1.0
THETA	Mobility modulation (level 3 only)	1/V	0	0.1
ETA	Static feedback (level 3 only)	-	0	1.0
KAPP	Saturation field factor (level 3 only)	-	0.2	0.5

Transistor parameters may often be specified in different ways. For example, the reverse current can be specified either with the **IS** parameter ([in A) or with **JS** (in A/m²). The first choice is an absolute value, while the second choice is multiplied by **AD** and **AS** to give the reverse current at the drain and source junctions, respectively. The latter approach is preferred. The same is also true for the parameters **CBD**, **CBS**, and **CJ**. Parasitic resistances can be given with **RD** and **RS** (in Ω) or with **RSH** [in Ω/]. **RSH** is multiplied by number of squares **NRD** and **NRS**.

In the case of BSIM parameters for **LEVEL=4** there are no default values, and all parameters must be specified. Also, some parameters, marked with an asterisk “*” in the following Table, have channel length/width dependencies. For each of these parameters, two additional parameters should be specified. For example, if a parameter has name **PNAM** then two additional parameters **LPNAM** and **WPNAM** should be specified. The actual parameter value is calculated using


$$\text{PNAM} = \text{PNAM} + \frac{\text{LPNAM}}{\text{L} - \text{DL}} + \frac{\text{WPNAM}}{\text{W} - \text{DW}}$$

where **L** and **W** are channel length and width specified in the device line. Level 4 parameters were designed for automatic parameter extraction, and all model parameters should be copied from the device extractor rather than entered manually.

Level 4 - BSIM1			
Name	Parameter description	Unit	L/W
TOX	Gate oxide thickness	μm	
VFB	Flat-band voltage	V	*
PHI	Surface inversion potential	V	*
K1	Body effect coefficient		*
K2	Drain/source depletion charge sharing coefficient	-	*
DL	Shortening of channel	μm	
DW	Narrowing of channel	μm	
N0	Zero-bias subthreshold slope coefficient	-	*
NB	Sensitivity of subthreshold slope to substrate bias	-	*
ND	Sensitivity of subthreshold slope to drain bias	-	*
VDD	Measurement bias range	V	
MUS	Mobility at zero substrate bias and at $V_{DS} = \text{VDD}$	cm ² /V·s	
X2MS	Sensitivity of mobility to substrate bias at $V_{DS} = \text{VDD}$	cm ² /V ² ·s	*
X3MS	Sensitivity of mobility to drain bias at $V_{DS} = \text{VDD}$	cm ² /V ² ·s	*

MUZ	Zero-bias mobility	$\text{cm}^2/\text{V}\cdot\text{s}$	
X2MZ	Sensitivity of mobility to substrate bias at $V_{DS}=0$	$\text{cm}^2/\text{V}^2\cdot\text{s}$	*
U0	Zero-bias transverse-field mobility degradation coefficient	$1/\text{V}$	*
X2U0	Sensitivity of transverse field mobility degradation effect to substrate bias	$1/\text{V}^2$	*
U1	Zero-bias velocity saturation coefficient	$\mu\text{m}/\text{V}$	*
X2U1	Sensitivity of velocity saturation effect to substrate bias	$\mu\text{m}/\text{V}^2$	*
X3U1	Sensitivity of velocity saturation effect on drain bias at $V_{DS} = \text{VDD}$	$\mu\text{m}/\text{V}^2$	*
WDF	Source-drain junction default width	m	
DELL	Source-drain junction length reduction	m	
TEMP	Temperature at which parameters are measured	$^\circ\text{C}$	
ETA	Zero-bias drain-induced barrier-lowering coefficient	-	*
X2E	Sensitivity of drain-induced barrier-lowering effect to substrate bias	$1/\text{V}$	*
X3E	Sensitivity of drain-induced barrier-lowering effect to drain bias at $V_{DS} = \text{VDD}$	$1/\text{V}$	*
XPART	Gate-oxide capacitance charge model flag. XPART = 0 selects a 40/60 drain/source partition of the gate charge in saturation, while XPART = 1 selects a 0/100 drain/source charge partition.	-	

2. Equivalent diagrams



The model diagrams for a MOS transistor in (a) SPICE2/3 and (b) PSPICE

Terminal voltages used in equations	
V_{GS}	Intrinsic gate-source voltage
V_{GD}	Intrinsic base-drain voltage
V_{DS}	Intrinsic drain-source voltage
V_{BS}	Intrinsic bulk-source voltage
V_{BD}	Intrinsic bulk-drain voltage
Other parameters such as V_p , q , ϵ_o , ϵ_{ox} , ϵ_{sp} , T , and T_{nom} are defined in the introductory section of Chapter 6.	

3. Model equations for level 1 (Shichman-Hodges)

dc Currents for Level-1

$$I_{Gate} = 0 \quad (\text{M-1})$$

$$I_{Bulk} = I_{BS} + I_{BD} \quad (\text{M-2})$$

$$I_{BS} = I_{SS} \left[\exp\left(\frac{V_{BS}}{NV_T}\right) - 1 \right] \quad (\text{M-3})$$

$$I_{BD} = I_{DS} \left[\exp\left(\frac{V_{BD}}{NV_T}\right) - 1 \right] \quad (\text{M-4})$$

if $\mathbf{JS} = 0$ or $\mathbf{AS} = 0$ or $\mathbf{AD} = 0$ then: $I_{SS} = 0$ and $I_{DS} = 0$
otherwise:

$$I_{SS} = \mathbf{AS} \mathbf{JS} + \mathbf{PS} \mathbf{JSSW} \quad (\text{M-5})$$

$$I_{DS} = \mathbf{AD} \mathbf{JS} + \mathbf{PD} \mathbf{JSSW} \quad (\text{M-6})$$

$$I_{Drain} = I_D - I_{BG} \quad (\text{M-7})$$

$$I_{Source} = -I_D - I_{BS} \quad (\text{M-8})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{GS} - V_{TO} < 0$ (cutoff region):

$$I_D = 0 \quad (\text{M-9})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{DS} < V_{GS} - V_{TO}$ (linear region):

$$I_D = \frac{\mathbf{W}}{L_{eff}} \frac{\mathbf{KP}}{2} (1 + \mathbf{LAMBDA} V_{DS}) V_{DS} [2(V_{GS} - V_{TO}) - V_{DS}] \quad (\text{M-10})$$

For $V_{DS} \geq 0$ (normal mode) and $V_{DS} > V_{GS} - V_{TO}$ (saturation region):

$$I_D = \frac{\mathbf{W}}{L_{eff}} \frac{\mathbf{KP}}{2} (1 + \mathbf{LAMBDA} V_{DS}) (V_{GS} - V_{TO})^2 \quad (\text{M-11})$$

$$V_{TO} = \mathbf{VTO} + \mathbf{GAMMA} \left(\sqrt{\mathbf{PHI} - V_{BS}} - \sqrt{\mathbf{PHI}} \right) \quad (\text{M-12})$$

$$L_{eff} = \mathbf{L} - 2 \mathbf{LD} \quad (\text{M-13})$$

For $V_{DS} < 0$ (inverted mode), the source and drain terminals are switched and Eqs. (M-1) through (M-13) are used.

If technological parameters (**TOX** - oxide thickness, **UO** - carrier mobility, **NSUB** - substrate impurity concentration) are specified instead of implicit values of **KP**, **GAMMA**, and **PHI**, then **KP**, **GAMMA**, and **PHI** are calculated using the following equations:

$$\mathbf{KP} = \mathbf{UP} C_{ox} \quad (\text{M-15})$$

$$\mathbf{GAMMA} = \frac{\sqrt{2q\epsilon_o\epsilon_{si}\mathbf{NSUB}}}{C_{ox}} \quad (\text{M-16})$$

$$\mathbf{PHI} = \max \left[2V_T \ln \left(\frac{\mathbf{NSUB}}{n_i} \right), 0.1 \right] \quad (\text{M-17})$$

$$C_{ox} = \frac{\epsilon_o \epsilon_{ox}}{\mathbf{TOX}} \quad (\text{M-18})$$

$$n_i(T) = 1.4510^{10} \left(\frac{T}{300} \right)^{1.5} \exp \left[\frac{1.16 \left(\frac{T}{300} \right) - E_g(T)}{V_T} \right] \quad [\text{cm}^{-3}] \quad (\text{M-19})$$

$$E_g(T) = 1.16 - \frac{0.000702 T^2}{T + 1108} \quad (\text{M-20})$$

Capacitances for level 1

All capacitances are defined between the intrinsic terminals of the MOS transistor:

$$\text{For } \mathbf{CBS}=0 \quad C_{BS} = X_{BSJ} \mathbf{AS} \mathbf{CJ} + X_{BSS} \mathbf{PS} \mathbf{CJSW} + \mathbf{TT} G_{BS} \quad (\text{M-21})$$

$$\text{otherwise} \quad C_{BS} = X_{BSJ} \mathbf{CBS} + X_{BSS} \mathbf{PS} \mathbf{CJSW} + \mathbf{TT} G_{BS} \quad (\text{M-22})$$

$$\text{For } \mathbf{CBD}=0 \quad C_{BD} = X_{BDJ} \mathbf{AD} \mathbf{CJ} + X_{BDS} \mathbf{PD} \mathbf{CJSW} + \mathbf{TT} G_{DS} \quad (\text{M-23})$$

$$\text{otherwise} \quad C_{BD} = X_{BDJ} \mathbf{CBD} + \mathbf{PD} \mathbf{CJSW} C_{BDS} + \mathbf{TT} G_{DS} \quad (\text{M-24})$$

$$G_{BS} = \frac{I_{BS}}{\mathbf{N} V_T} \quad \text{for } V_{BS} > 0 \quad \text{and} \quad G_{BS} = 0 \quad \text{otherwise} \quad (\text{M-25})$$

$$G_{BD} = \frac{I_{BD}}{\mathbf{N} V_T} \quad \text{for } V_{BD} > 0 \quad \text{and} \quad G_{BD} = 0 \quad \text{otherwise} \quad (\text{M-26})$$

For $V_{BS} \leq \mathbf{FC} \mathbf{PB}$:

$$X_{BSJ} = \left(1 - \frac{V_{BS}}{\mathbf{PB}}\right)^{-\mathbf{MJ}} \quad (\text{M-27})$$

$$X_{BSS} = \left(1 - \frac{V_{BS}}{\mathbf{PBSW}}\right)^{-\mathbf{MJSW}} \quad (\text{M-28})$$

otherwise

$$X_{BSJ} = (1 - \mathbf{FC})^{-(1+\mathbf{MJ})} \left[1 - \mathbf{FC}(1 + \mathbf{MJ}) + \mathbf{MJ} \frac{V_{BS}}{\mathbf{PB}} \right] \quad (\text{M-29})$$

$$X_{BSS} = (1 - \mathbf{FC})^{-(1+\mathbf{MJSW})} \left[1 - \mathbf{FC}(1 + \mathbf{MJSW}) + \mathbf{MJSW} \frac{V_{BS}}{\mathbf{PBSW}} \right] \quad (\text{M-30})$$

For $V_{BD} \leq \mathbf{FC} \mathbf{PB}$:

$$X_{BDJ} = \left(1 - \frac{V_{BD}}{\mathbf{PB}}\right)^{-\mathbf{MJ}} \quad (\text{M-31})$$

$$X_{BDS} = \left(1 - \frac{V_{BD}}{\mathbf{PBSW}}\right)^{-\mathbf{MJSW}} \quad (\text{M-32})$$

otherwise

$$X_{BDJ} = (1 - \mathbf{FC})^{-(1+\mathbf{MJ})} \left[1 - \mathbf{FC}(1 + \mathbf{MJ}) + \mathbf{MJ} \frac{V_{BD}}{\mathbf{PB}} \right] \quad (\text{M-33})$$

$$X_{BDS} = (1 - \mathbf{FC})^{-(1+\mathbf{MJSW})} \left[1 - \mathbf{FC}(1 + \mathbf{MJSW}) + \mathbf{MJSW} \frac{V_{BD}}{\mathbf{PBSW}} \right] \quad (\text{M-34})$$

$$C_{GS} = \mathbf{CGSO} \mathbf{W} \quad (\text{M-35})$$

$$C_{GD} = \mathbf{CGDO} \mathbf{W} \quad (\text{M-36})$$

$$C_{GB} = \mathbf{CGBO} \mathbf{L} \quad (\text{M-37})$$

Temperature Effects

$$\mathbf{IS}(T) = \mathbf{IS} \exp \left[\frac{\mathbf{EG} \frac{T}{T_{nom}} - E_G(T)}{V_T} \right] \quad (\text{M-38})$$

$$\mathbf{JS}(T) = \mathbf{JS} \exp \left[\frac{\mathbf{EG} \frac{T}{T_{nom}} - E_G(T)}{V_T} \right] \quad (\text{M-39})$$

$$\mathbf{JSSW}(T) = \mathbf{JSSW} \exp \left[\frac{\mathbf{EG} \frac{T}{T_{nom}} - E_G(T)}{V_T} \right] \quad (\text{M-40})$$

$$\mathbf{PB}(T) = \mathbf{PB} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + E_G(T) \quad (\text{M-41})$$

$$\mathbf{PBSW}(T) = \mathbf{PBSW} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + E_G(T) \quad (\text{M-42})$$

$$\mathbf{PHI}(T) = \mathbf{PHI} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + E_G(T) \quad (\text{M-43})$$

$$\mathbf{CBD}(T) = \mathbf{CBD} \left\{ 1 + \mathbf{MJ} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\text{M-44})$$

$$\mathbf{CBS}(T) = \mathbf{CBS} \left\{ 1 + \mathbf{MJ} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\text{M-45})$$

$$\mathbf{CJ}(T) = \mathbf{CJ} \left\{ 1 + \mathbf{MJ} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\text{M-46})$$

$$\mathbf{CJSW}(T) = \mathbf{CJSW} \left\{ 1 + \mathbf{MJSW} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{PB}(T)}{\mathbf{PB}} \right) \right] \right\} \quad (\text{M-47})$$

$$\mathbf{KP}(T) = \mathbf{KP} \left(\frac{T}{T_{nom}} \right)^{-\frac{3}{2}} \quad (\text{M-48})$$

$$\mathbf{UO}(T) = \mathbf{UO} \left(\frac{T}{T_{nom}} \right)^{-\frac{3}{2}} \quad (\text{M-49})$$

$$\mathbf{MUS}(T) = \mathbf{MUS} \left(\frac{T}{T_{nom}} \right)^{-\frac{3}{2}} \quad (\text{M-50})$$

$$\mathbf{MUZ}(T) = \mathbf{MUZ} \left(\frac{T}{T_{nom}} \right)^{-\frac{3}{2}} \quad (\text{M-51})$$

$$\mathbf{X3MS}(T) = \mathbf{X3MS} \left(\frac{T}{T_{nom}} \right)^{-\frac{3}{2}} \quad (\text{M-52})$$

The temperature dependencies of the saturation currents **IS**, **JS**, and **JSSW** are determined by the energy-gap, **EG**. The temperature dependencies of the saturation currents are given by Eqs. (M-38) through (M-40). Ohmic resistances are assumed to be temperature independent. The temperature dependence of depletion capacitances incorporates the changes of built-in potentials and changes of the silicon energy gap, as it is shown in equations (M-41) through (M-47).

Thermal Noise

$$I_{RD}^2 = \frac{4kT}{\mathbf{RD}} BW \quad (\text{M-53})$$

$$I_{RS}^2 = \frac{4kT}{\mathbf{RS}} BW \quad (\text{M-54})$$

$$I_{RG}^2 = \frac{4kT}{\mathbf{RG}} BW \quad (\text{M-55})$$

$$I_{RB}^2 = \frac{4kT}{\mathbf{RB}} BW \quad (\text{M-56})$$

Thermal noise is generated by series resistances. Only PSPICE uses gate **RG** and bulk **RB** resistances.

Shot and Flicker Noise

$$I_{Dn}^2 = \left(I_{D_shot}^2 + I_{D_flicker}^2 \right) BW \quad (\text{M-57})$$

$$I_{D_shot}^2 = \frac{8kT}{3} g_m \quad (\text{M-58})$$

$$g_m = \frac{dI_D}{dV_{GS}} \quad (\text{M-59})$$

$$I_{D_flicker}^2 = \frac{\mathbf{KF} I_D^{\mathbf{AF}}}{K_{CHAN} Freq} \quad (\text{M-60})$$

$$K_{CHAN} = \frac{\epsilon_{ox} L_{eff}^2}{TOX} \approx \frac{4.0 L_{eff}^2}{TOX} \quad (\text{M-61})$$

Both BW (bandwidth) and $Freq$ (frequency) are expressed in Hz. Shot and flicker noises are a function of the device current. The shot noise is proportional to the junction current, as shown by Eq. (M-57) and (M-58). Flicker noise dominates at low frequency. It increases with the current level and is inversely proportional to the frequency, as shown by Eq. (M-60). Flicker noise is described by the two parameters **KF** and **AF**.

4. Model equations for level 2 (Meyer)

The level 2 model is much more accurate than the Shichman-Hodges model used in level 1. The following additional phenomena are taken into consideration in the Level 2 model:

- A nonuniform charge distribution in the depletion layer between channel and substrate is used. Equations for level 1 were derived with an assumption of constant voltage between the channel and substrate, which is never valid (unless the source is shorted in drain).
- The subthreshold conduction phenomenon is introduced in which a small drain current may exist even for gate-source voltages smaller than the threshold voltage.
- Carrier mobility variation with the electrical field is used. In particular, the effect of carrier velocity saturation is modeled.
- The narrow channel effect is incorporated into the model.
- The nonlinear character of capacitances between gate and source, and drain and substrate, is included in the model.

dc Currents for Level 2

For $V_{GS} < V_{ON}$ (subthreshold conduction) :

$$I_D = I_{ON} \exp\left(\frac{V_{GS} - V_{ON}}{n V_T}\right) \quad (\text{M-62})$$

$$V_{ON} = V_{TO} + n V_T \quad (\text{M-63})$$

$$n = 1 + \frac{q \text{ NFS}}{V_{GS} C_{ox}} + \frac{\text{GAMMA}}{2 \sqrt{\text{PHI} - V_{BS}}} \quad (\text{M-64})$$

If **VTO** and **GAMMA** are not defined, the threshold voltage can be calculated from technological parameters:

$$V_{TO} = V_{MS} - \frac{q \text{ NSS}}{C_{ox}} + \text{PHI} + \text{GAMMA} \sqrt{\text{PHI}} \quad (\text{M-65})$$

$$V_{MS} = -\mathbf{TPG} \frac{E_G(T)}{2} - V_T \ln \left(\frac{\mathbf{NSUB}}{n_i(T)} \right) \quad (\text{M-66})$$

For $V_{GS} > V_{ON}$ and $0 < V_{DS} < V_{SAT}$ (linear region):

$$\begin{aligned} I_D = & \frac{\mathbf{KP} \mathbf{W}}{L_{eff} - \Delta L} \left\{ \left(V_{GS} - V_{fb} - \mathbf{PHI} - \frac{V_{DS}}{2} \right) V_{DS} - \right. \\ & \left. - \frac{2}{3} \mathbf{GAMMA} \left[\left(V_{DS} - V_{BS} + \mathbf{PHI} \right)^{1.5} - \left(\mathbf{PHI} - V_{BS} \right)^{1.5} \right] \right\} \end{aligned} \quad (\text{M-67})$$

$$V_{fb} = V_{MS} + \frac{q \mathbf{NSS}}{C_{ox}} \quad (\text{M-68})$$

$$L_{eff} = (\mathbf{L} - 2 \mathbf{LD}) \quad (\text{M-69})$$

$$\Delta L = L_{eff} \left(1 - \mathbf{LAMBDA} V_{DS} \right) \quad (\text{M-70})$$

$$V_{SAT} = V_{GS} - V_{fb} - \mathbf{PHI} + \frac{\mathbf{GAMMA}^2}{2} \left[1 - \sqrt{1 + \frac{4(V_{GS} - V_{fb} - V_{BS})}{\mathbf{GAMMA}^2}} \right] \quad (\text{M-71})$$

For $V_{GS} > V_{ON}$ and $V_{DS} > V_{SAT}$ (saturation region):

$$I_D = \frac{I_{SAT}}{1 - \mathbf{LAMBDA} V_{DS}} \quad (\text{M-72})$$

where I_{SAT} is computed using the linear region equation (M-67) by setting $V_{DS} = V_{SAT}$.

The effect of mobility degradation is modeled using **UCRIT**, **ULTRA**, **UEXP**, and **TOX** parameters:

$$\mathbf{KP} = \mathbf{KP} \left(\frac{\epsilon_{si}}{\epsilon_{ox}} \frac{\mathbf{UCRIT} \mathbf{TOX}}{V_{GS} - V_{TO} - \mathbf{ULTRA} V_{DS}} \right)^{\mathbf{UEXP}} \quad (\text{M-73})$$

When LAMBDA is not specified, its value can be calculated using technological parameters with the formula:

$$\Delta L = L_{eff} \mathbf{LAMBDA} V_{DS} = H_D \sqrt{\frac{V_{DS} - V_{SAT}}{4} + \sqrt{\left(\frac{V_{DS} - V_{SAT}}{4} \right)^2 + 1}} \quad (\text{M-74})$$

$$H_D = \sqrt{\frac{2 \epsilon_o \epsilon_{si}}{\text{NEFF} q \text{NSUB}}} \quad (\text{M-75})$$

The above equation is not accurate and usually results in a larger value of **LAMBDA** than the actual one. When the **VMAX** parameter is specified, better results can be obtained using the Baum-Beneking model, especially for transistors with channel length longer than 4 to 5 μm :

$$\Delta L = L_{eff} \text{LAMBDA} V_{DS} = H_D \sqrt{\sqrt{\left(\frac{X_D \text{VMAX}}{2 \text{UO}}\right)^2 + (V_{DS} - V_{SAT})^2} - \frac{X_D \text{VMAX}}{2 \text{UO}}} \quad (\text{M-76})$$

Although the Baum-Beneking model is more accurate, it has noncontinuous derivatives and often leads to numerical instability. For small transistor geometries, with **L** or **W** below 5 μm , both **L** and **W** affect the transistor threshold voltage. This effect is modeled by calculating **GAMMA** as a function of **L** and **W**:

$$\text{GAMMA} = \text{GAMMA} \left[1 - \frac{\mathbf{XJ}}{2 L_{eff}} \left(\sqrt{1 + \frac{2 W_D}{\mathbf{XJ}}} + \sqrt{1 + \frac{2 W_S}{\mathbf{XJ}}} - 2 \right) \right] \quad (\text{M-77})$$

$$W_S = \sqrt{\frac{2 \epsilon_o \epsilon_{si}}{q \text{NSUB}}} \sqrt{\text{PHI} - V_{BS}} \quad (\text{M-78})$$

$$W_D = \sqrt{\frac{2 \epsilon_o \epsilon_{si}}{q \text{NSUB}}} \sqrt{\text{PHI} - V_{BS} + V_{DS}} \quad (\text{M-79})$$

Equation (M-78) usually results in a larger than actual value of the **GAMMA** parameter. Therefore an additional experimentally chosen parameter **DELTA** is introduced, and the threshold voltage is calculated using

$$V_{TO} = \text{VTO} + \text{GAMMA} \left(\sqrt{\text{PHI} - V_{BS}} - \sqrt{\text{PHI}} \right) + \\ + \frac{\pi \epsilon_o \epsilon_{si} \text{DELTA}}{4 C_{ox} \mathbf{W}} (\text{PHI} - V_{BS}) \quad (\text{M-80})$$

Capacitances for Level 2

For the level 2 model, junction capacitances are calculated the same way as in the level 1 model Eqs. (M-21) through (M-37). Only capacitances associated with the gate are calculated differently.

For $V_{GS} < V_{ON}$ - **PHI** (accumulation region):

$$C_{GB} = C_{GOX} + \mathbf{CGBOL}_{eff} \quad (\text{M-81})$$

$$C_{GS} = C_{GOX} + \mathbf{CGSO} \mathbf{W} \quad (\text{M-82})$$

$$C_{GD} = C_{GOX} + \mathbf{CGDO} \mathbf{W} \quad (\text{M-83})$$

$$C_{GOX} = C_{OX} \mathbf{W} L_{eff} \quad (\text{M-84})$$

For $V_{ON} - \mathbf{PHI} < V_{GS} < V_{ON}$ (depletion region):

$$C_{GB} = C_{GOX} \frac{V_{ON} - V_{GS}}{\mathbf{PHI}} + \mathbf{CGBO} L_{eff} \quad (\text{M-85})$$

$$C_{GS} = \frac{2}{3} C_{GOX} \left(\frac{V_{ON} - V_{GS}}{\mathbf{PHI}} + 1 \right) + \mathbf{CGSO} \mathbf{W} \quad (\text{M-86})$$

$$C_{GD} = C_{GOX} + \mathbf{CGDO} \mathbf{W} \quad (\text{M-87})$$

For $V_{ON} < V_{GS} < V_{ON} + V_{DS}$ (saturation region):

$$C_{GB} = \mathbf{CGBO} L_{eff} \quad (\text{M-88})$$

$$C_{GS} = \frac{2}{3} C_{GOX} + \mathbf{CGSO} \mathbf{W} \quad (\text{M-89})$$

$$C_{GD} = \mathbf{CGDO} \mathbf{W} \quad (\text{M-90})$$

For $V_{GS} > V_{ON} + V_{DS}$ (linear region):

$$C_{GB} = \mathbf{CGBO} L_{eff} \quad (\text{M-91})$$

$$C_{GS} = C_{GOX} \left\{ 1 - \left[\frac{V_{GS} - V_{DS} - V_{ON}}{2(V_{GS} - V_{ON}) - V_{DS}} \right]^2 \right\} + \mathbf{CGSO} \mathbf{W} \quad (\text{M-92})$$

$$C_{GD} = C_{GOX} \left\{ 1 - \left[\frac{V_{GS} - V_{ON}}{2(V_{GS} - V_{ON}) - V_{DS}} \right]^2 \right\} + \mathbf{CGDO} \mathbf{W} \quad (\text{M-93})$$

5. Model equations for level 3 (Dang model)

dc Currents for Level 3

$$I_D = \beta \left(V_{GS} - V_{TO} - \frac{1+F_B}{2} V_{DS} \right) V_{DS} \quad (\text{M-94})$$

Transistor current in the saturation region is obtained by substituting $V_{DS} = V_{SAT}$ in Eq. (M-94).

$$F_B = \frac{\text{GAMMA } F_s}{1\sqrt{\text{PHI} - V_{BS}}} + F_n \quad (\text{M-95})$$

$$F_s = 1 - \left[\frac{\text{LD} + W_c}{L_{eff}} \sqrt{1 - \left(\frac{W_p}{\text{XJ} + W_p} \right)^2} - \frac{\text{LD}}{L_{eff}} \right] \quad (\text{M-96})$$

$$W_p = \sqrt{\frac{2 \epsilon_o \epsilon_{si}}{q \text{NSUB NEFF}}} \sqrt{\text{PHI} - V_{BS}} \quad (\text{M-97})$$

$$W_c = 0.0831353 \text{XJ} + 0.8013929 W_p - 0.0111077 \frac{W_p^2}{\text{XJ}} \quad (\text{M-98})$$

$$\beta = \frac{\mathbf{W}}{L_{eff} - \Delta L} \frac{\mu_{eff}}{\mathbf{UO}} \mathbf{KP} \quad (\text{M-99})$$

The level 3 model includes mobility degradation due to both transverse (source-drain) and perpendicular (gate-substrate) electrical fields:

$$\mu_{eff} = \frac{\mu_s}{1 + \frac{\mu_s V_{DS}}{\text{VMAX } L_{eff}}} \quad (\text{M-100})$$

Surface mobility μ_s degradation due to the perpendicular electrical field is modeled by

$$\mu_s = \frac{\mathbf{UO}}{1 + \text{THETA} (V_{GS} - V_{TO})} \quad (\text{M-101})$$

$$V_{SAT} = V_a + V_b - \sqrt{V_a^2 + V_b^2} \quad (\text{M-102})$$

$$V_a = \frac{V_{GS} - V_{TO}}{1 + F_B} \quad (\text{M-103})$$

$$V_b = \frac{\text{VMAX } L_{eff}}{\mu_{eff}} \quad (\text{M-104})$$

where μ_{eff} represents the effective carrier mobility which is reduced by both the perpendicular electrical field (gate-substrate) and the carrier velocity limitation.

The threshold voltage formula includes the additional effect of electrostatic interaction drain potential which effectively lowers the threshold voltage. This effect becomes especially visible for short-channel transistors.

$$V_{TO} = V_{fb} + \text{PHI} - \sigma V_{DS} + \text{GAMMA } F_s \sqrt{\text{PHI} - V_{BS}} + F_n (\text{PHI} - V_{BS}) \quad (\text{M-105})$$

$$V_{MS} = -\mathbf{TPG} \frac{E_G(T)}{2} - V_T \ln \left(\frac{\mathbf{NSUB}}{n_i(T)} \right) \quad (\text{M-106})$$

$$\sigma = \mathbf{ETA} \frac{8.15 \cdot 10^{-22}}{C_{ox} L_{eff}^3} \quad (\text{M-107})$$

$$F_n = \frac{\pi \epsilon_o \epsilon_{Si} \mathbf{DELTA}}{4 C_{ox} \mathbf{W}} \quad (\text{M-108})$$

Channel-length modulation is computed only in the saturation region, $V_{DS} > V_{SAT}$.

$$\Delta L = \sqrt{\left(\frac{E_p H_D^2}{2} \right)^2 + \mathbf{KAPPA} H_D^2 (V_{DS} - V_{SAT})} - \frac{E_p H_D^2}{2} \quad (\text{M-109})$$

$$E_p = \frac{I_{SAT}}{G_{SAT} L(V_{DS})} \quad (\text{M-110})$$

where I_{SAT} and G_{SAT} are the drain current and drain conductance at $V_{DS} = V_{SAT}$.

6. Model equations for level 4 (BISIM1 model)

dc Currents for Level 4

For $V_{GS} > V_{TO}$ and $0 < V_{DS} < V_{SAT}$ (linear region):

$$I_D = \frac{\mu_o}{1 + U_0 (V_{GS} - V_{TO})} \frac{C_{ox} W_{eff}}{L_{eff} + U_1 V_{DS}} \left[(V_{GS} - V_{TO}) V_{DS} - \frac{a V_{DS}^2}{2} \right] \quad (\text{M-111})$$

$$V_{TO} = V_{fb} + \mathbf{PHI} - \sigma V_{DS} + \mathbf{K1} F_s \sqrt{\mathbf{PHI} - V_{BS}} + \mathbf{K2} (\mathbf{PHI} - V_{BS}) - \eta V_{DS} \quad (\text{M-112})$$

$$\eta = \mathbf{N0} + \mathbf{NB} V_{BS} + \mathbf{ND} (V_{DS} - \mathbf{VDD}) \quad (\text{M-113})$$

$$a = 1 + \frac{g \mathbf{K1}}{2 \sqrt{\mathbf{PHI} - V_{BS}}} \quad (\text{M-114})$$

$$g = 1 - \frac{1}{1.744 + 0.8364 (\mathbf{PHI} - V_{BS})} \quad (\text{M-115})$$

$$U_0 = \mathbf{U0} + \mathbf{X2U0} V_{BS} \quad (\text{M-116})$$

$$U_1 = \mathbf{U1} + \mathbf{X2U1}V_{BS} + \mathbf{X3U1}(V_{DS} - \mathbf{VDD}) \quad (\text{M-117})$$

Mobility μ_o is approximated by a quadratic polynomial between points

$$\mu_o(V_{DS} = 0) = \mathbf{MUZ} + \mathbf{X2MZ}V_{BS} \quad (\text{M-118})$$

and

$$\mu_o(V_{DS} = \mathbf{VDD}) = \mathbf{MUS} + \mathbf{X2MS}V_{BS} \quad (\text{M-119})$$

using the sensitivity of μ_o to the drain bias $\mathbf{X3MS}$ at ($V_{DS} = \mathbf{VDD}$) to set the proper second derivative. Therefore

$$\begin{aligned} \mu_o = & \left(\frac{\mathbf{X3MS}}{\mathbf{VDD}} - \frac{\mathbf{MUS} + \mathbf{X2MS}V_{BS}}{\mathbf{VDD}^2} \right) V_{DS}^2 + \\ & + \left(\frac{2\mathbf{MUS} + \mathbf{X2MS}V_{BS} - \mathbf{X3MS}}{\mathbf{VDD}} \right) V_{DS} + \mathbf{MUZ} + \mathbf{X2MZ}V_{BS} \end{aligned} \quad (\text{M-120})$$

For $V_{GS} > V_{TO}$ and $V_{DS} \geq V_{SAT}$ (saturation region):

$$I_D = \frac{\mu_o}{1 + U_0(V_{GS} - V_{TO})} \frac{C_{ox} W_{eff}}{2a L_{eff} K} (V_{GS} - V_{TO})^2 \quad (\text{M-121})$$

$$K = \frac{1 + v_c + \sqrt{1 + 2v_c}}{2} \quad (\text{M-122})$$

$$v_c = \frac{U_1}{L_{eff}} \frac{(V_{GS} - V_{TO})}{a} \quad (\text{M-123})$$

For $V_{GS} \leq V_{TO}$ (subthreshold conduction - weak inversion region), the total drain current for all gate biasing is calculated as a sum of current for the strong inversion case [Eqs. (M-111) and (M-121)] and an additional component I_{DW} due to the subthreshold conduction in the weak inversion region.

$$I_D = I_D + I_{DW} \quad (\text{M-124})$$

$$I_{DW} = \frac{I_{exp} I_{limit}}{I_{exp} + I_{limit}} \quad (\text{M-125})$$

$$I_{exp} = \mu_o C_{ox} \frac{W_{eff}}{L_{eff}} V_T^2 \exp \left(1.8 + \frac{V_{GS} - V_{TO}}{n V_T} \right) \left[1 - \exp \left(-\frac{V_{DS}}{V_T} \right) \right] \quad (\text{M-126})$$

$$I_{limit} = \frac{\mu_o C_{ox}}{2} \frac{W_{eff}}{L_{eff}} (3V_T)^2 \quad (\text{M-127})$$

$$n = \mathbf{NO} + \mathbf{NB} V_{BS} + \mathbf{ND} V_{DS} \quad (\text{M-128})$$

The BSIM1 model works well for devices with channel length larger than 1 μm . For modern transistors with submicrometer channel length, the BSIM1 model does not work well. Problems are mainly with subthreshold conduction. The BSIM2 model developed by Jeng [5] is a modification of the BSIM1 model. The BSIM2 model is useful for MOS transistors with channel length as short as 0.2 μm . For the BSIM2 and BISIM3 models, see references [5-6] and [9-11].

A simplified transistor model as described by Sakurai and Newton [7] is implemented as level 6 in SPICE3.

References

- [1] H. Shichman and D. A. Hodges, "Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits," *IEEE J. Solid-State Circuits* **SC-3**, 285, Sept 1968.
- [2] J. E. Meyer, "MOS Models and Circuit Simulations," *RCA Review*, vol **32**, 1971.
- [3] L. M. Dang, "A Simple Current Model for Short Channel IGFET and Its Application to Circuit Simulation," *IEEE J. Solid-State Circuits* **14**, 1979.
- [4] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," *IEEE J. Solid-State Circuits* **SC-22**, 558-566, August 1987.
- [5] Min-Chie Jeng, "Design and Modeling Deep-Submicrometer MOSFETs," ERL Memo No. ERL M90/90, Electronic Research Laboratory, University of California, Berkeley, December 1990.
- [6] J. H. Huang, Z. H. Liu, M. C. Jeng, K. Hui, M. Chan, P. K. Ko, and C. Hu, "BISIM3 Manual," Department of Electrical Engineering and Computer Science, University of California, Berkeley.
- [7] T. Sakurai and A. R. Newton, "A Simple MOSFET Model for Circuit Analysis and Its Application to CMOS Gate Delay Analysis and Series-Connected MOSFET Structure" ERL Memo No. ERL M90/19, Electronic Research Laboratory, University of California, Berkeley, March 1990.
- [8] A. Vladimirescu and S. Lui, "The Simulation of MOS Integrated Circuits Using SPICE2," Memorandum No. M80/7, February 1980.
- [9] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, New York: 1993.
- [10] J. R. Pierret, "A MOS Parameter Extraction Program for the BSIM Model," Memorandum No. M84/99 and M84/100, November 1984.
- [11] Ping Yang, Berton Epler, and Pallab K. Chatterjee, "An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation," *IEEE J. Solid-State Circuits*, Vol. **SC-18**, No.1, February 1983.
- [12] Y. P. Tsividis, "Operation and Modeling of the MOS Transistor," McGraw-Hill, New York: 1987.

Q - Bipolar Transistor

Bipolar Transistor Models

.MODEL Model_name NPN [*Model parameters*]

.MODEL Model_name PNP [*Model parameters*]

.MODEL Model_name LPNP [*Model parameters*]

PSPICE only

The **LPNP** keyword indicates a special model for the lateral *pnp* transistor implemented in PSPICE only.

1. Parameters of bipolar transistor model

Name	Parameter description	Unit	Default	Typical
IS	Saturation current for $R_{area}=1$	A	10^{-16}	10^{-15}
ISE	$B-E$ leakage saturation current for $R_{area}=1$	A	0	10^{-12}
ICS	$B-C$ leakage saturation current for $R_{area}=1$	A	0	10^{-12}
BF	Forward current gain	-	100	100
BR	Reverse current gain	-	1	0.1
NF	Forward current emission coefficient	-	1.0	1.2
NR	Reverse current emission coefficient	-	1.0	1.3
NE	$B-E$ leakage emission coefficient	-	1.5	1.4
NC	$B-C$ leakage emission coefficient	-	1.5	1.4
VAF	Forward Early voltage	V	∞	100
VAR	Reverse Early voltage	V	∞	50
IKF	β_F high current roll-off corner	A	∞	0.05
IKR	β_R high current roll-off corner	A	∞	0.01
IRB	Current where base resistance falls by half for $R_{area}=1$	A	∞	0.1
RB	Zero-bias base resistance	Ω	0	100
RBM	Minimum base resistance	Ω	RB	10
RE	Emitter series resistance for $R_{area}=1$	Ω	0	1
RC	Collector series resistance for $R_{area}=1$	Ω	0	50
CJE	$B-E$ zero-bias depletion capacitance	F	0	10^{-12}
CJC	$B-C$ zero-bias depletion capacitance	F	0	10^{-12}

CJS	Zero-bias collector-substrate capacitance	F	0	10^{-12}
VJE	$B-E$ built-in potential	V	0.75	0.8
VJC	$B-C$ built-in potential	V	0.75	0.7
VJS	Substrate junction built-in potential	V	0.75	0.7
MJE	$B-E$ junction exponential factor	-	0.33	0.33
MJC	$B-C$ junction exponential factor	-	0.33	0.5
MJS	Substrate junction exponential factor	-	0	0.5
XCJC	Fraction of $B-C$ capacitance connected to internal base node (see Fig. 6)	-	0	0.5
TF	Forward transit time	s	0	10^{-10}
TR	Reverse transit time	s	0	10^{-8}
XTF	Coefficient for bias dependence of τ_F	-	0	-
VTF	Voltage for t_F dependence on V_{BC}	V	∞	-
ITF	Current where $t_F = f(I_C, V_{BC})$ starts	A	0	-
PTF	Excess phase at $freq = 1/(2pt_F)$ Hz	deg	0	-
XTB	Forward and reverse beta temperature exponent		0	-
EG	Energy gap	eV	1.11	1.1
XTI	Temperature exponent for effect on I_s	-	3	3.5
KF	Flicker noise coefficient	-	0	
AF	Flicker noise exponent	-	1	
FC	Coefficient for the forward biased depletion capacitance formula	-	0.5	0.5
<i>SPICE3 extension</i>				
TNOM	Nominal temperature which overrides the value specified in .OPTION statement	K	300	300
<i>PSPICE extensions</i>				
NK	High-current roll-off coefficient	-	0.5	0.5
ISS	Substrate saturation current for $R_{area}=1$	A	0	10^{-15}
NS	Substrate emission coefficient	-	1	1
QCO	Epitaxial layer charge factor for $R_{area}=1$	C	0	
RCO	Epitaxial region resistance for $R_{area}=1$	Ω	0	100
VO	Carrier mobility knee voltage	V	10	20
GAMMA	Epitaxial layer doping factor		10^{-11}	10^{-11}

TRE1	RE temperature coefficient (linear)	1/°C	0	0.001
TRE2	RE temperature coefficient (quadratic)	1/°C ²	0	0
TRB1	RB temperature coefficient (linear)	1/°C	0	0.002
TRB2	RB temperature coefficient (quadratic)	1/°C ²	0	0
TRM1	RBM temperature coefficient (linear)	1/°C	0	0.002
TRM2	RBM temperature coefficient (quadratic)	1/°C ²	0	0
TRC1	RC temperature coefficient (linear)	1/°C	0	0.003
TRC2	RC temperature coefficient (quadratic)	1/°C ²	0	0

2. Equivalent diagram




Fig. Q-1. The model diagram for an **NPN** bipolar transistor. In the case of the **PNP** transistor the directions of current sources are reversed. In the case of the **LPNP** the substrate is coupled (by I_S and C_{JS}) with the internal base instead of the internal collector.

Terminal voltages used in equations	
V_{BE}	intrinsic base-emitter voltage
V_{BC}	intrinsic base-collector voltage
V_{BS}	intrinsic base-substrate voltage
V_{BW}	intrinsic base-extrinsic collector voltage
V_{BX}	extrinsic base-intrinsic collector voltage
V_{CE}	intrinsic collector-emitter voltage
V_{JS}	intrinsic collector-substrate voltage (NPN) intrinsic substrate-collector voltage (PNP) intrinsic base-substrate voltage (LPNP)
Other parameters such as V_T , T , and T_{nom} are defined in the introductory section.	

3. Model equations

dc Currents

$$I_B = R_{area} \left(\frac{I_{forward_diff}}{\mathbf{BF}} + I_{forward_gener} + \frac{I_{reverse_diff}}{\mathbf{BR}} + I_{reverse_gener} \right) \quad (\text{Q-1})$$

$$I_C = R_{area} \left(\frac{I_{forward_diff} - I_{reverse_diff}}{K_{base_charge}} - \frac{I_{reverse_diff}}{\mathbf{BR}} - I_{reverse_gener} \right) \quad (\text{Q-2})$$

$$I_{forward_diff} = \mathbf{IS} \left[\exp \left(\frac{V_{BE}}{\mathbf{NF} V_T} \right) - 1 \right] \quad (\text{Q-3})$$

$$I_{forward_gener} = \mathbf{ISE} \left[\exp \left(\frac{V_{BE}}{\mathbf{NE} V_T} \right) - 1 \right] \quad (\text{Q-4})$$

$$I_{reverse_diff} = \mathbf{IS} \left[\exp \left(\frac{V_{BC}}{\mathbf{NR} V_T} \right) - 1 \right] \quad (\text{Q-5})$$

$$I_{reverse_gener} = \mathbf{ISC} \left[\exp \left(\frac{V_{BC}}{\mathbf{NC} V_T} \right) - 1 \right] \quad (\text{Q-6})$$

$$K_{base_charge} = \frac{2}{1 - \frac{V_{BC}}{\mathbf{VAF}} - \frac{V_{BE}}{\mathbf{VAR}}} \left\{ 1 + \left[1 + 4 \left(\frac{I_{forward_diff}}{\mathbf{IKF}} + \frac{I_{reverse_diff}}{\mathbf{IKR}} \right) \right]^{\mathbf{NK}} \right\} \quad (\text{Q-7})$$

$$I_S = \mathbf{ISS} \left[\exp \left(\frac{V_{JC}}{\mathbf{NS} V_T} \right) - 1 \right] \quad (\text{Q-8})$$

$$R_{base} = \begin{cases} \frac{\mathbf{RB} - \mathbf{RBM}}{K_{base_charge}} & \text{for } \mathbf{IRB} = \infty \text{ (default)} \\ \frac{\mathbf{RBM} + 3(\mathbf{RB} - \mathbf{RBM}) \frac{\tan(x) - x}{x \tan^2(x)}}{R_{area}} & \text{for } \mathbf{IRB} > 0 \end{cases} \quad (\text{Q-9})$$

$$x = \frac{\sqrt{1 + \frac{144}{\pi^2} \frac{I_B}{Area \mathbf{IRB}}} - 1}{\frac{24}{\pi^2} \sqrt{\frac{I_B}{Area \mathbf{IRB}}}} \quad (\text{Q-10})$$

Gummel and Poon observed that the saturation current **IS** in modern narrow base-transistors has the same value for forward and reverse operation; see Eqs. (Q-3) and (Q-5). They have also noticed that only the collector current has a truly exponential function of V_{BE} over a wide range of magnitudes. The base and emitter currents are calculated from the collector current using the current gain coefficients β_F and β_R , which are functions of a current level; see Eq. (Q-1). This basic Gummel-Poon model is extended to include several effects at high bias levels. At low currents, the effect of thermal carrier generation must be included; see Eqs. (Q-4) and (Q-6). For high current levels, when the charge of carriers injected into the base becomes comparable to the fixed charge of base impurities, the gain of a transistor degrades significantly; see Eq. (Q-7). Equation (Q-7) also incorporates the Early effect using the Early voltages **VAF** and **VAR**. Output conductances for forward and reverse operation are imposed by Eq. (Q-7).

The parameters **IS**, **BF**, **NF**, **ISE**, **IKF**, and **NE** determine the forward transistor characteristics, while **IS**, **BR**, **NR**, **ISC**, **IKR**, and **NC** determine the reverse transistor characteristics. **RB**, **RC**, and **RE** are series terminal resistances. The base resistance is a function of the current level due to the “current crowding” effect. For proper modeling, additional parameters **RBM** and **IRB** are required - see Eqs. (Q-9) and (Q-10). Note that the base resistance is also a function of the normalized base charge K_{base_charge} as given by equation (Q-7).

Capacitances

$$C_{BE} = C_{BE_transit} + R_{area} C_{BE_depletion} \quad (\text{Q-11})$$

$$C_{BE_transit} = G_{BE} \mathbf{TF} \left[1 + \mathbf{XTF} \left(\frac{I_{forward_diff}}{I_{forward_diff} + Area \mathbf{ITF}} \right)^2 \right] \exp \left(\frac{V_{BC}}{1.44 \mathbf{VTF}} \right) \quad (\text{Q-12})$$

$$G_{BE} = \frac{\partial}{\partial V_D} (I_{forward_diff} + I_{forward_gener}) \approx \frac{I_C}{N_{eff} V_T} \quad (\text{Q-13})$$

$$C_{BE_depletion} = \begin{cases} \mathbf{CJE} \left(1 - \frac{V_{BE}}{\mathbf{VJE}} \right)^{-\mathbf{MJE}} & \text{for } V_{BE} \leq \mathbf{FC} \mathbf{VJE} \\ \mathbf{CJE} (1 - \mathbf{FC})^{-(1+\mathbf{MJE})} \left[1 - \mathbf{FC} (1 + \mathbf{MJE}) + \frac{\mathbf{MJE} V_{BE}}{\mathbf{VJE}} \right] & \text{for } V_{BE} > \mathbf{FC} \mathbf{VJE} \end{cases} \quad (\text{Q-14})$$

$$C_{BC} = C_{BC_transit} + R_{area} \mathbf{XCJC} C_{BC_depletion} \quad (\text{Q-15})$$

$$C_{BC_transit} = \mathbf{TR} \frac{\partial}{\partial V_D} (I_{reverse_diff} + I_{reverse_gener}) \quad (\text{Q-16})$$

$$C_{BC_depletion} = \begin{cases} \text{for } V_{BC} \leq \mathbf{FC} \mathbf{VJC} \\ \mathbf{CJC} \left(1 - \frac{V_{BE}}{\mathbf{VJC}}\right)^{-\mathbf{MJC}} \\ \text{for } V_{BC} > \mathbf{FC} \mathbf{VJC} \\ \mathbf{CJC} (1 - \mathbf{FC})^{-(1+\mathbf{MJC})} \left[1 - \mathbf{FC} (1 + \mathbf{MJC}) + \frac{\mathbf{MJC} V_{BE}}{\mathbf{VJC}}\right] \end{cases} \quad (\text{Q-17})$$

$$C_{BX} = R_{area} (1 - \mathbf{XCJC}) C_{BX_depletion} \quad (\text{Q-18})$$

$$C_{BX_depletion} = \begin{cases} \text{for } V_{BX} \leq \mathbf{FC} \mathbf{VJC} \\ \mathbf{CJC} \left(1 - \frac{V_{BX}}{\mathbf{VJC}}\right)^{-\mathbf{MJC}} \\ \text{for } V_{BX} > \mathbf{FC} \mathbf{VJC} \\ \mathbf{CJC} (1 - \mathbf{FC})^{-(1+\mathbf{MJC})} \left[1 - \mathbf{FC} (1 + \mathbf{MJC}) + \frac{\mathbf{MJC} V_{BX}}{\mathbf{VJC}}\right] \end{cases} \quad (\text{Q-19})$$

$$C_{JS} = R_{area} C_{JS_depletion} \quad (\text{Q-20})$$

$$C_{JS_depletion} = \begin{cases} \mathbf{CJS} \left(1 - \frac{V_{JS}}{\mathbf{VJS}}\right)^{-\mathbf{MJS}} & \text{for } V_{JS} \leq 0 \\ \mathbf{CJS} \left(1 + \frac{\mathbf{MJS} V_{JS}}{\mathbf{VJS}}\right) & \text{for } V_{JS} > 0 \end{cases} \quad (\text{Q-21})$$

Each junction capacitance has two components: $C_{transit}$ which is proportional to the forward junction current; and $C_{depletion}$, which changes with voltage as the depletion-layer thickness changes. Similar formulas are used for both the base-emitter and the base-collector junction; see Eqs. (Q-11) and (Q-15). In the case of the substrate junction, only the depletion capacitance is calculated because it is assumed that this junction is always biased in the reverse direction; see Eq. (Q-20). Transit capacitances are always proportional to storage times **TF** and **TR** and to the small-signal junction conductances, which are proportional to the junction currents; see Eqs. (Q-12), (Q-13), and (Q-16). For normal operation, the basic equation for $C_{BE_transit}$ is modified to include the transit-time dependence of current and voltage biasing conditions, as shown in Eq. (Q-12).

Depletion capacitances are functions of the junction voltages; Eqs. (Q-14), (Q-17), (Q-19), and (Q-21). Parameters **CJE**, **VJE**, **MJE**, and the **FC** are used for base-emitter junction. Parameters **CJC**, **VJC**, **MJC**, **XCJC**, and **FC** are used for the base-collector junction. Parameters **CJS**, **VJS**, and **MJS** are used for the collector-substrate junction (base-substrate junction in the case of **LPNP**).

Quasi-saturation Effect

The quasi-saturation effect, known also as the Kirk effect, occurs when internal base-collector junction is forward biased while the external base-collector junction is reverse-biased. In order to model this effect, the **RCO**, **QCO** and **GAMMA** parameters must be specified. A detailed description of this effect can be found in G. M. Kull, L. W. Nagel, S. W. Lee, P. Lloyd, E. J. Prendergast, and H. K. Dirks, "A Unified Circuit Model for Bipolar Transistors Including Quasi-Saturation Effects," *IEEE Trans. on Electron Devices*, **ED-32**, 1103-1113 (1985).

Temperature Effects

$$\mathbf{IS}(T) = \mathbf{IS} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTI}} \exp \left[\frac{\left(\frac{T}{T_{nom}} - 1 \right) \mathbf{EG}}{V_T} \right] \quad (\text{Q-22})$$

$$\mathbf{ISE}(T) = \mathbf{ISE} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTB}} \left(\frac{T}{T_{nom}} \right)^{\frac{\mathbf{XTI}}{\mathbf{NE}}} \exp \left[\frac{\left(\frac{T}{T_{nom}} - 1 \right) \mathbf{EG}}{\mathbf{NE} V_T} \right] \quad (\text{Q-23})$$

$$\mathbf{ISC}(T) = \mathbf{ISC} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTB}} \left(\frac{T}{T_{nom}} \right)^{\frac{\mathbf{XTI}}{\mathbf{NC}}} \exp \left[\frac{\left(\frac{T}{T_{nom}} - 1 \right) \mathbf{EG}}{\mathbf{NC} V_T} \right] \quad (\text{Q-24})$$

$$\mathbf{ISS}(T) = \mathbf{ISS} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTB}} \left(\frac{T}{T_{nom}} \right)^{\frac{\mathbf{XTI}}{\mathbf{NS}}} \exp \left[\frac{\left(\frac{T}{T_{nom}} - 1 \right) \mathbf{EG}}{\mathbf{NS} V_T} \right] \quad (\text{Q-25})$$

$$\mathbf{BF}(T) = \mathbf{BF} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTB}} \quad (\text{Q-26})$$

$$\mathbf{BR}(T) = \mathbf{BR} \left(\frac{T}{T_{nom}} \right)^{\mathbf{XTB}} \quad (\text{Q-27})$$

$$\mathbf{RE}(T) = \mathbf{RE} \left[1 + \mathbf{TRE1} (T - T_{nom}) + \mathbf{TRE2} (T - T_{nom})^2 \right] \quad (\text{Q-28})$$

$$\mathbf{RC}(T) = \mathbf{RC} \left[1 + \mathbf{TRC1} (T - T_{nom}) + \mathbf{TRC2} (T - T_{nom})^2 \right] \quad (\text{Q-29})$$

$$\mathbf{RB}(T) = \mathbf{RB} \left[1 + \mathbf{TRB1} (T - T_{nom}) + \mathbf{TRB2} (T - T_{nom})^2 \right] \quad (\text{Q-30})$$

$$\mathbf{RBM}(T) = \mathbf{RBM} \left[1 + \mathbf{TRM1} (T - T_{nom}) + \mathbf{TRM2} (T - T_{nom})^2 \right] \quad (\text{Q-31})$$

$$\mathbf{CJE}(T) = \mathbf{CJE} \left\{ 1 + \mathbf{MJE} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{VJE}(T)}{\mathbf{VJE}} \right) \right] \right\} \quad (\text{Q-32})$$

$$\mathbf{CJC}(T) = \mathbf{CJC} \left\{ 1 + \mathbf{MJC} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{VJC}(T)}{\mathbf{VJC}} \right) \right] \right\} \quad (\text{Q-33})$$

$$\mathbf{CJS}(T) = \mathbf{CJS} \left\{ 1 + \mathbf{MJS} \left[0.0004 (T - T_{nom}) + \left(1 - \frac{\mathbf{VJS}(T)}{\mathbf{VJS}} \right) \right] \right\} \quad (\text{Q-34})$$

$$\mathbf{VJE}(T) = \mathbf{VJE} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + 1.16 - 0.000702 \frac{T^2}{T + 1108} \quad (\text{Q-35})$$

$$\mathbf{VJC}(T) = \mathbf{VJC} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + 1.16 - 0.000702 \frac{T^2}{T + 1108} \quad (\text{Q-36})$$

$$\mathbf{VJS}(T) = \mathbf{VJS} \frac{T}{T_{nom}} - 3 V_T \ln \left(\frac{T}{T_{nom}} \right) - \mathbf{EG} \frac{T}{T_{nom}} + 1.16 - 0.000702 \frac{T^2}{T + 1108} \quad (\text{Q-37})$$

The temperature dependence of the saturation currents **IS**, **ISE**, **ISC**, and **ISS** is determined by the energy gap **EG**, the saturation current temperature exponents **XTI** and **XTB**, and the emission coefficients **NE**, **NC**, and **NS**. The temperature dependence of the saturation currents is given by Eq. (Q-22) through (Q-25). Equations (Q-26) and (Q-27) model the temperature dependence of the current gain using the **XTB** parameter. Ohmic resistances are described by linear and quadratic approximation as shown in Eqs. (Q-28) through (Q-31). The temperature dependence of the depletion capacitances incorporates the changes of built-in potentials and changes of the silicon energy gap, as shown in Eqs. (Q-32) through (Q-37).

Thermal Noise

$$I_{RE}^2 = R_{area} \frac{4kT}{\mathbf{RE}} BW \quad (\text{Q-38})$$

$$I_{RC}^2 = R_{area} \frac{4kT}{\mathbf{RC}} BW \quad (\text{Q-39})$$

$$I_{RB}^2 = \frac{4kT}{\mathbf{R}\mathbf{B}} BW \quad (\text{Q-40})$$

Thermal noise is generated by the base, emitter, and collector series resistances. The parameter *Rarea* indicates that transistors with large relative areas have smaller collector and emitter resistances. This need not be the case for the base resistance.

Shot and Flicker Noise

$$I_{Bn}^2 = (I_{B_shot}^2 + I_{B_flicker}^2) BW \quad (\text{Q-41})$$

$$I_{B_shot}^2 = 2 q I_B \quad (\text{Q-42})$$

$$I_{B_flicker}^2 = \frac{\mathbf{K}\mathbf{F} I_B^{\mathbf{A}\mathbf{F}}}{Freq} \quad (\text{Q-43})$$

$$I_{Cn}^2 = 2 q I_C BW \quad (\text{Q-44})$$

Both bandwidth *BW* and frequency *Freq* are expressed in Hz. The shot and flicker noise currents are functions of the device current. The shot noise is proportional to the junction current, as shown by Eq. (Q-42) and (Q-44). Flicker noise (1/f noise) dominates at low frequency. It increases with the current level and is inversely proportional to frequency, as shown by Eq. (Q-43). The flicker noise source is described by the two parameters **KF** and **AF**.

Z - MESFET

SPICE3 only


MESFET Models**.MODEL Model_name NMF** [*Model parameters*]**.MODEL Model_name PMF** [*Model parameters*]

1. Model parameters

Name	Parameter	Units	Default	Typical	Rarea
VTO	Pinch-off voltage	V	-2.0	-2.0	
BETA	Transconductance parameter	A/V	1.0e-4	1.0e-3	*
B	Doping tail extending parameter	1/V	0.3	0.3	*
ALPHA	Saturation voltage parameter	1/V	2	2	*
LAMBDA	Channel-length modulation parameter	1/V	0	1.0e-4	
RD	Drain ohmic resistance	Ω	0	100	*
RS	Source ohmic resistance	Ω	0	100	*
CGS	Zero-bias <i>G-S</i> junction capacitance	F	0	5 pF	*
CGD	Zero-bias <i>G-D</i> junction capacitance	F	0	5 pF	*
PB	Gate junction potential	V	1	0.6	
KF	Flicker noise coefficient	-	0	-	
AF	Flicker noise exponent	-	1	-	
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	-	

Asterisks in the last column indicates that this parameter in all equations is multiplied by *Rarea* parameter specified in the **Z** device line.

2. Equivalent diagram



Terminal voltage used in equations	
V_{DS}	Intrinsic drain-source voltage
V_{GS}	Intrinsic gate-source voltage
Other parameters such as V_r , T , and T_{nom} are defined in the introductory section.	

3. Model equations

dc Currents

For $0 < V_{DS} < 3/\text{ALPHA}$:

$$I_D = R_{area} \frac{\text{BETA} (V_{GS} - \text{VTO})^2}{1 + \text{B} (V_{GS} - \text{VTO})} \left[1 - \left(1 - \text{ALPHA} \frac{V_{DS}}{3} \right)^3 \right] (1 + \text{LAMBDA} V_{DS}) \quad (\text{Z-1})$$

For $V_{DS} \geq 3/\text{ALPHA}$

$$I_D = R_{area} \frac{\text{BETA} (V_{GS} - \text{VTO})^2}{1 + \text{B} (V_{GS} - \text{VTO})} (1 + \text{LAMBDA} V_{DS}) \quad (\text{Z-2})$$

Capacitances

$$C_{GS} = R_{area} \text{CGS} \left(1 - \frac{V_{GS}}{\text{PB}} \right)^{-\text{FC}} \quad (\text{Z-3})$$

$$C_{GD} = R_{area} \text{CGD} \left(1 - \frac{V_{GD}}{\text{PB}} \right)^{-\text{FC}} \quad (\text{Z-4})$$

Noise

$$I_{RSn}^2 = R_{area} \frac{4kT}{\text{RS}} BW \quad (\text{Z-5})$$

$$I_{RDn}^2 = R_{area} \frac{4kT}{\text{RD}} BW \quad (\text{Z-6})$$

$$I_{Dn}^2 = \left(I_{shot}^2 + I_{flicker}^2 \right) BW \quad (\text{Z-7})$$

$$I_{shot}^2 = 2 q I_D \quad (\text{Z-8})$$

$$I_{flicker}^2 = \frac{\text{KF} I_D^{\text{AF}}}{\text{Freq}} \quad (\text{Z-9})$$

Both bandwidth BW and frequency Freq are expressed in Hz. Thermal noise is generated by the series resistance. The parameter R_{area} indicates that for diodes with large relative area, the actual resistance is smaller. Shot noise is proportional to the drain current as shown by Eq. (Z-8). Flicker noise dominates at low frequencies. It increases with the current level and is inversely proportional to the frequency, as shown by Eq. (Z-9). The flicker noise source is described by two parameters, **KF** and **AF**.

A more detailed description of the MESFET model can be found in: H. Statz, P. Newman, I. W. Smith, R. A. Pucel, and H. A. Haus, "GaAs FET Device and Circuit Simulation in SPICE," *IEEE Trans. on Electron Devices* **ED-34**, pp. 160-169, February 1987.

B - GaAs FET 239

1. Model parameters 239
2. Equivalent diagram 242
3. Model equations 242

D - Diode 246

1. Model oarameters 246
2. Equivalent diagram 247
3. Model equations 247

J - JFET 250

1. Model parameters 250
2. Equivalent diagram 251
3. Model equations 251

M - MOS Transistor 254

1. Parameters of MOS transistor models 254
2. Equivalent Diagrams 259
3. Model equations for level 1 (Shichman-Hodges) 260
4. Model equations for level 2 (Meyer) 265
5. Model equations for level 3 (Dang model) 268
6. Model equations for level 4 (BISIM1 model) 270

Q - Bipolar Transistor 273

1. Parameters of bipolar transistor model 273
2. Equivalent diagram 275
3. Model equations 276

Z - MESFET 282

1. Model parameters 282
2. Equivalent diagram 283
3. Model equations 283