- [1] M. Abadir and A. P. Ambler, Economics of Electronic Design, Manufacture and Test. Boston: Kluwer Academic Publishers, 1994.
- [2] M. S. Abadir, editor, Special Issue on Microprocessor Test and Verification. Journal of Electronic Testing: Theory and Applications, vol. 16, Feb./Apr. 2000.
- [3] M. S. Abadir and M. A. Breuer, "A Knowledge-Based System for Designing Testable VLSI Chips," *IEEE Design & Test of Computers*, vol. 2, no. 4, pp. 56-68, Aug. 1985.
- [4] M. S. Abadir and J. K. Reghbati, "Functional Testing of Semiconductor Random Access Memories," ACM Computing Surveys, vol. 15, no. 3, pp. 175–198, Sept. 1983.
- [5] A. Abderrahman, E. Cerny, and B. Kaminska, "CLP-based Multifrequency Test Generation for Analog Circuits," in *Proc. of the 15th VLSI Test Symp.*, Apr. 1997, pp. 158–165.
- [6] E. M. Aboulhamid, Y. Karkouri, and E. Cerny, "On the Generation of Test Patterns for Multiple Faults," *Journal of Electronic Testing: Theory and Applications*, vol. 4, no. 3, pp. 237-253, Aug. 1993.
- [7] M. Abramovici, M. A. Breuer, and A. D. Friedman, *Digital Systems Testing and Testable Design*. Piscataway, New Jersey: IEEE Press, 1994. Revised printing.
- [8] M. Abramovici, J. J. Kulikowski, P. R. Menon, and D. T. Miller, "Test Generation in LAMP2: System Overview," in *Proc. of the International Test Conf.*, Nov. 1985, pp. 45–48.
- [9] M. Abramovici, J. J. Kulikowski, P. R. Menon, and D. T. Miller, "SMART and FAST: Test Generation for VLSI Scan-Design Circuits," *IEEE Design & Test of Computers*, vol. 3, no. 4, pp. 43–54, Aug. 1986.
- [10] M. Abramovici, P. R. Menon, and D. T. Miller, "Critical Path Tracing: An Alternative to Fault Simulation," *IEEE Design & Test of Computers*, vol. 1, no. 1, pp. 83–93, Feb. 1984.
- [11] M. Abramovici, P. R. Menon, and D. T. Miller, "Checkpoint Faults Are Not Sufficient Target Faults for Test Generation," *IEEE Trans. on Computers*, vol. C-35, no. 8, pp. 769-771, Aug. 1986.
- [12] Advantest Corp., Japan, T6682 VLSI Test System Product Description, 2000.
- [13] V. K. Agarwal and A. F. S. Fung, "Multiple Fault Testing of Large Circuits by Single Fault Test Sets," *IEEE Trans. on Computers*, vol. C-30, no. 11, pp. 855–865, Nov. 1981.
- [14] P. Agrawal, "Test Generation at Switch Level," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1984, pp. 128-130.
- [15] P. Agrawal and V. D. Agrawal, "Probabilistic Analysis of Random Test Generation Method for Irredundant Combinational Logic Networks," *IEEE Trans. on Computers*, vol. C-24, no. 7, pp. 691-695, July 1975.

[16] P. Agrawal and V. D. Agrawal, "On Monte Carlo Testing of Logic Tree Networks," IEEE Trans. on Computers, vol. C-25, no. 6, pp. 664-667, June 1976.

- [17] P. Agrawal, V. D. Agrawal, and S. C. Seth, "Generating Tests for Delay Faults in Nonscan Circuits," *IEEE Design & Test of Computers*, vol. 9, no. 1, pp. 19-29, Jan. 1993.
- [18] P. Agrawal, V. D. Agrawal, and J. Villoldo, "Test Pattern Generation for Sequential Circuits on a Network of Workstations," in *Proc. of the 30th Design Automation Conf.*, June 1993, pp. 107–111.
- [19] P. Agrawal and W. J. Dally, "A Hardware Logic Simulation System," IEEE Trans. on Computer-Aided Design, vol. 9, no. 1, pp. 19-29, Jan. 1990.
- [20] V. D. Agrawal, "When to Use Random Testing," IEEE Trans. on Computers, vol. C-27, no. 11, pp. 1054-1055, Nov. 1978.
- [21] V. D. Agrawal, "Sampling Techniques for Determining Fault Coverage in LSI Circuits," Journal of Digital Systems, vol. V, no. 3, pp. 189-202, 1981.
- [22] V. D. Agrawal, "Synchronous Path Analysis in MOS Circuit Simulator," in Proc. of the 19th Design Automation Conf., June 1982, pp. 629-635.
- [23] V. D. Agrawal, "A Tale of Two Designs: the Cheapest and the Most Economic," in M. Abadir and A. P. Ambler, editors, Economics of Electronic Design, Manufacture and Test, pp. 5-9, Boston: Kluwer Academic Publishers, 1994.
- [24] V. D. Agrawal, editor, Special Issue on Partial Scan Methods, volume 7 of Journal of Electronic Testing: Theory and Applications. Boston: Kluwer Academic Publishers, Aug.-Oct. 1995. no. 1/2.
- [25] V. D. Agrawal, "Design of Mixed-Signal Systems for Testability," Integration, the VLSI Journal, vol. 26, no. 1/2, pp. 141-150, Dec. 1998.
- [26] V. D. Agrawal and P. Agrawal, "An Automatic Test Generation System for Illiac IV Logic Boards," *IEEE Trans. on Computers*, vol. C-21, no. 9, pp. 1015-1017, Sept. 1972.
- [27] V. D. Agrawal, A. K. Bose, P. Kozak, H. N. Nham, and E. Pacas-Skewes, "Mixed-Mode Simulation in the Motis System," *Journal of Digital Systems*, vol. V, no. 4, pp. 383-400, 1981.
- [28] V. D. Agrawal, M. L. Bushnell, and Q. Lin, "Redundancy Identification Using Transitive Closure," in *Proc. of the 5th Asian Test Symp.*, Nov. 1996, pp. 4-9.
- [29] V. D. Agrawal and T. J. Chakraborty, "High-Performance Circuit Testing with Slow-Speed Testers," in *Proc. of the International Test Conf.*, Oct. 1995, pp. 302-310.
- [30] V. D. Agrawal and S. T. Chakradhar, "Combinational ATPG Theorems for Identifying Untestable Faults in Sequential Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 14, no. 9, pp. 1155-1160, Sept. 1995.
- [31] V. D. Agrawal, K.-T. Cheng, and P. Agrawal, "A Directed Search Method for Test Generation using a Concurrent Simulator," *IEEE Trans. on Computer-Aided Design*, vol. 8, no. 2, pp. 131-138, Feb. 1989.
- [32] V. D. Agrawal, K.-T. Cheng, D. D. Johnson, and T. Lin, "Designing Circuits with Partial Scan," *IEEE Design & Test of Computers*, vol. 5, pp. 8-15, Apr. 1988.
- [33] V. D. Agrawal, R. Dauer, S. K. Jain, H. A. Kalvonjian, C. F. Lee, K. B. McGregor, M. A. Pashan, C. E. Stroud, and L.-C. Suen, BIST at Your Fingertips Handbook. AT&T, June 1987.
- [34] V. D. Agrawal, S. K. Jain, and D. M. Singer, "Automation in Design for Testability," in *Proc. of the Custom Integrated Circuits Conf.*, May 1984, pp. 159–163.

[35] V. D. Agrawal and H. Kato, "Fault Sampling Revisited," *IEEE Design & Test of Computers*, vol. 7, no. 4, pp. 32-35, Aug. 1990.

- [36] V. D. Agrawal, C. R. Kime, and K. K. Saluja, "A Tutorial on Built-In Self-Test, Part 1: Principles," *IEEE Design & Test of Computers*, vol. 10, no. 1, pp. 73–82, Mar. 1993.
- [37] V. D. Agrawal, C. R. Kime, and K. K. Saluja, "A Tutorial on Built-In Self-Test, Part 2: Applications," *IEEE Design & Test of Computers*, vol. 10, no. 2, pp. 69–77, June 1993.
- [38] V. D. Agrawal and M. R. Mercer, "Testability Measures What Do They Tell Us?," in Proc. of the International Test Conf., Nov. 1982, pp. 391-396.
- [39] V. D. Agrawal and S. C. Seth, Test Generation for VLSI Chips. IEEE Computer Society Press, 1988.
- [40] V. D. Agrawal, S. C. Seth, and P. Agrawal, "Fault Coverage Requirements in Production Testing of LSI Circuits," *IEEE Journal of Solid-State Circuits*, vol. SC-17, pp. 57-61, Feb. 1982.
- [41] A. V. Aho, J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Algorithms. Reading, Massachusetts: Addison-Wesley, 1974.
- [42] R. C. Aitken, "Diagnosis of Leakage Faults with I_{DDQ} ," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 367–375, Dec. 1992.
- [43] S. B. Akers, "Binary Decision Diagrams," *IEEE Trans. on Computers*, vol. 27, no. 6, pp. 66-73, June 1978.
- [44] S. B. Akers, "Functional Testing with Binary Decision Diagrams," in *Proc. of the International Fault-Tolerant Computing Symp.*, June 1978, pp. 82-92.
- [45] S. B. Akers, C. Joseph, and B. Krishnamurthy, "On the Role of Independent Fault Sets in the Generation of Minimal Test Sets," in *Proc. of the International Test Conf.*, Sept. 1987, pp. 1100-1107.
- [46] W. P. Albrecht Jr., *Microeconomic Principles*. Englewood Cliffs, New Jersey: Prentice-Hall, 1979.
- [47] R. W. Allen, C. D. Chen, M. M. Ervin-Willis, K. R. Rahlfs, R. E. Tulloss, and S. L. Wu, "DORA: A System of CAD Post-processors Providing Test Programs and Automatic Diagnostics Data for Digital Device and Board Manufacture," in *Proc. of the International Test Conf.*, Oct. 1981, pp. 555-560.
- [48] A. P. Ambler, M. Abadir, and S. Sastry, Economics of Design and Test for Electronic Circuits and Systems. Chichester, UK: Ellis Horwood Limited, 1992.
- [49] A. P. Ambler, P. Agrawal, and W. R. Moore, editors, *Hardware Accelerators for Electrical CAD*. Bristol: Adam Hilger, 1988.
- [50] A. P. Ambler, P. Agrawal, and W. R. Moore, editors, CAD Accelerators. Amsterdam: North-Holland, 1991.
- [51] A. P. Ambler, M. Paraskeva, D. F. Burrows, W. L. Knight, and I. D. Dear, "Economically Viable Automatic Insertion of Self-Test Features for Custom VLSI," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 232–243.
- [52] E. A. Amerasekera and D. S. Campbell, Failure Mechanisms in Semiconductor Devices, Chichester, UK: John Wiley & Sons, Inc., 1987.
- [53] H. Ando, "Testing VLSI with Random Access Scan," in *Proc. of the COMPCON*, Feb. 1980, pp. 50-52.
- [54] J. H. Arabian, Computer Integrated Electronics Manufacturing and Testing. New York: Marcel Dekker, 1989.

[55] D. B. Armstrong, "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets," *IEEE Trans. on Electronic Computers*, vol. EC-15, no. 1, pp. 66-73, Feb. 1966.

- [56] D. B. Armstrong, "A Deductive Method for Simulating Faults in Logic Circuits," *IEEE Trans. on Computers*, vol. C-21, no. 5, pp. 464-471, May 1972.
- [57] S. P. Athan, D. L. Landis, and S. A. Al-Arian, "A Novel Built-In Current Sensor for I_{DDQ} Testing of Deep Submicron CMOS ICs," in Proc. of the 14th VLSI Test Symp., May 1996, pp. 112-117.
- [58] AT&T, Basking Ridge, New Jersey, Bell System Publication 41009, Transmission Parameters Affecting Voiceband Data Transmission-Measuring Techniques, May 1975.
- [59] AT&T, Basking Ridge, New Jersey, Bell System Publication 48501, Local Switching System General Requirements (LSSGR), Dec. 1980. Section 7.4.
- [60] B. Ayari and B. Kaminska, "A New Dynamic Test Vector Compaction for Automatic Test Pattern Generation," *IEEE Trans. on Computer-Aided Design*, vol. 13, no. 3, pp. 353–358, Mar. 1994.
- [61] N. Balabanian, T. A. Bickart, and S. Seshu, Electrical Network Theory, chapter 9, pp. 646-647. John Wiley & Sons, Inc., 1969.
- [62] A. Balivada, J. Chen, and J. A. Abraham, "Analog Testing with Time Response Parameters," *IEEE Design & Test of Computers*, vol. 13, no. 2, pp. 18–25, summer 1996.
- [63] P. Banerjee, Parallel Algorithms for VLSI Computer-Aided Design. Englewood Cliffs, New Jersey: PTR Prentice Hall, 1994.
- [64] S. Banerjee, S. T. Chakradhar, and R. K. Roy, "Synchronous Test Generation Model for Asynchronous Circuits," in *Proc. of the 9th International Conf. on VLSI Design*, Jan. 1996, pp. 178-185.
- [65] M. R. Barber, 2000. Personal communication.
- [66] P. H. Bardell and W. H. McAnney, "Self-Testing of Multichip Logic Modules," in *Proc.* of the International Test Conf., Nov. 1982, pp. 200-204.
- [67] P. H. Bardell, W. H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques. New York: John Wiley & Sons, Inc., 1987.
- [68] Z. Barzilai, D. K. Beece, L. M. Huisman, V. S. Iyengar, and G. M. Silberman, "SLS -A Fast Switch Level Simulator for Verification and Fault Coverage Analysis," in Proc. of the 23rd Design Automation Conf., June-July 1986, pp. 164-170.
- [69] J. Bateson, In-Circuit Testing. New York: Van Nostrand Reinhold Company, 1985.
- [70] J. S. Beasley, H. Rammamurthy, J. Ramirez-Angulo, and M. DeYong, "I_{DD} Pulse Response Testing of Analog and Digital CMOS Circuits," in Proc. of the International Test Conf., Oct. 1993, pp. 626-634.
- [71] F. P. M. Beenker, R. G. Bennetts, and A. P. Thijssen, Testability Concepts for Digital ICs: The Macro Test Approach. Boston: Kluwer Academic Publishers, 1995.
- [72] R. Bencivenga, T. J. Chakraborty, and S. Davidson, "The Architecture of the Gentest Sequential Test Generator," in Proc. of the Custom Integrated Circuits Conf., May 1991, pp. 17.1.1-17.1.4.
- [73] R. G. Bennetts, Introduction to Digital Board Testing. New York: Crane Russak, 1982.
- [74] M. Bershteyn, "Calculation of Multiple Sets of Weights for Weighted Random Testing," in Proc. of the International Test Conf., Oct. 1993, pp. 1031-1040.
- [75] H. Bhatnagar, Advanced ASIC Chip Synthesis. Boston: Kluwer Academic Publishers, 1999.

[76] D. Bhattacharya and J. P. Hayes, "A Hierarchical Test Generation Methodology for Digital Circuits," *Journal of Electronic Testing: Theory and Applications*, vol. 1, no. 2, pp. 103-123, May 1990.

- [77] D. Bhattacharya and J. P. Hayes, Hierarchical Modeling for VLSI Circuit Testing. Boston: Kluwer Academic Publishers, 1990.
- [78] D. K. Bhavsar, "Design for Test Calculus: An Algorithm for DFT Rules Checking," in Proc. of the 20th Design Automation Conf., June 1983, pp. 300-307.
- [79] J. W. Bierbauer, J. A. Eiseman, F. A. Fazal, and J. J. Kulikowski, "System Simulation with MIDAS," A T & T Technical Journal, vol. 70, no. 1, pp. 36-51, Jan./Feb. 1991.
- [80] E. K. Blum, Numerical Analysis and Computation: Theory and Practice, chapter 8. Addison-Wesley, 1972.
- [81] V. Boppana and M. Fujita, "Modeling the Unknown! Towards Model-Independent Fault and Error Diagnosis," in Proc. of the International Test Conf., Oct. 1998, pp. 1094-1101.
- [82] S. Bose and P. Agrawal, "Concurrent Fault Simulation on Message Passing Multicomputers," *IEEE Trans. on VLSI Systems*, vol. 6, no. 2, pp. 332–341, June 1998.
- [83] S. Bose, P. Agrawal, and V. D. Agrawal, "A Rated-Clock Test Method for Path Delay Faults," IEEE Trans. on VLSI Systems, vol. 6, no. 2, pp. 323-331, June 1998.
- [84] S. Bose, P. Agrawal, and V. D. Agrawal, "Deriving Logic Systems for Path Delay Test Generation," *IEEE Trans. on Computers*, vol. 47, no. 8, pp. 829–846, Aug. 1998.
- [85] D. C. Bossen and S. J. Hong, "Cause-Effect Analysis for Multiple Fault Detection in Combinational Networks," *IEEE Trans. on Computers*, vol. C-20, pp. 1252–1257, Nov. 1971.
- [86] P. S. Bottorff, R. E. France, N. H. Garges, and E. J. Orosz, "Test Generation for Large Logic Networks," in Proc. of the 14th Design Automation Conf., June 1977, pp. 479–485.
- [87] A. H. Bratt, R. J. Harvey, A. P. Dorey, and A. M. D. Richardson, "Design-for-Test Structure to Facilitate Test Vector Application with Low Performance Loss in Non-Test Mode," *IEEE Electronics Letters*, vol. 29, no. 16, pp. 1438-1440, Aug. 1993.
- [88] E. A. Bretz, "Technology 2000: Test & Measurement," *IEEE Spectrum*, vol. 37, no. 1, pp. 75–79, Jan. 2000.
- [89] M. A. Breuer, "A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits," *IEEE Trans. on Computers*, vol. C-20, no. 11, pp. 1364-1370, Nov. 1971.
- [90] M. A. Breuer, "Testing for Intermittent Faults in Digital Circuits," *IEEE Trans. on Computers*, vol. C-22, no. 3, pp. 241-246, Mar. 1973.
- [91] M. A. Breuer, "The Effects of Races, Delays, and Delay Faults on Test Generation," *IEEE Trans. on Computers*, vol. C-23, no. 10, pp. 1078-1092, Oct. 1974.
- [92] M. A. Breuer, "New Concepts in Automated Testing of Digital Circuits," in Proc. of the EEC Symp. on CAD of Digital Electronic Circuits and Systems, North-Holland Publishing Co., Nov. 1978, pp. 69-92.
- [93] M. A. Breuer, "Test Generation Models for Busses and Tri-State Drivers," in *Proc. of the IEEE ATPG Workshop*, Mar. 1983, pp. 53-58.
- [94] M. A. Breuer and A. D. Friedman, Diagnosis and Reliable Design of Digital Systems. Rockville, Maryland: Computer Science Press, 1976.
- [95] M. A. Breuer and A. D. Friedman, "Functional Level Primitives in Test Generation," *IEEE Trans. on Computers*, vol. C-29, no. 3, pp. 223-235, Mar. 1980.

[96] M. A. Breuer and L. M. Harrison, "Procedures for Eliminating Static and Dynamic Hazards in Test Generation," *IEEE Trans. on Computers*, vol. C-23, no. 10, pp. 1069– 1078, Oct. 1974.

- [97] M. A. Breuer and N. K. Nanda, "Simplified Delay Testing for LSI Circuit Faults." U.S. Patent # 4,672,307, June 9, 1987.
- [98] F. Brglez, "On Testability Analysis of Combinational Networks," in Proc. of the International Symp. on Circuits and Systems, May 1984, pp. 221-225.
- [99] F. Brglez, D. Bryan, and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits," in Proc. of the International Symp. on Circuits and Systems, May 1989, pp. 1929-1934.
- [100] F. Brglez, P. Pownall, and R. Hum, "Accelerated ATPG and Fault Grading Via Testability Analysis," in Proc. of the International Symp. on Circuits and Systems, June 1985, pp. 695-698.
- [101] A. J. Briers and K. A. E. Totton, "Random Pattern Testability by Fast Fault Simulation," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 274-281.
- [102] F. P. Brooks, Jr., *The Mythical Man-Month*. Reading, Massachusetts: Addison-Wesley, 1982.
- [103] R. E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems," IEEE Trans. on Computers, vol. C-33, no. 2, pp. 160-177, Feb. 1984.
- [104] R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. on Computers, vol. C-35, no. 8, pp. 677-691, Aug. 1986.
- [105] R. E. Bryant, "A Survey of Switch-Level Algorithms," IEEE Design & Test of Computers, vol. 4, no. 4, pp. 26-40, Aug. 1987.
- [106] J. A. Brzozowski and B. F. Cockburn, "Detection of Coupling Faults in RAMs," Journal of Electronic Testing: Theory and Applications, vol. 1, no. 2, pp. 151-162, May 1990.
- [107] J. A. Brzozowski and H. Jurgensen, "A Model for Sequential Machine Testing," Research Report CS-88-12, U. of Waterloo, Dept. of Computer Science, Apr. 1988.
- [108] O. Bula, J. Moser, J. Trinko, M. Weissman, and F. Woytowich, "Gross Delay Defect Evaluation for a CMOS Logic Design System Product," IBM Journal of Research and Development, vol. 34, no. 2/3, pp. 325-338, Mar./May 1990.
- [109] D. J. Burns, "Locating High Resistance Shorts in CMOS Circuits by Analyzing Supply Current Measurement Vectors," in *Proc. of the International Symp. for Testing and Failure Analysis (ISTFA)*, Nov. 1989, pp. 231–237.
- [110] M. L. Bushnell and J. Giraldi, "A Functional Decomposition Method for Redundancy Identification and Test Generation," *Journal of Electronic Testing: Theory and Ap*plications, vol. 10, no. 3, pp. 175-195, June 1997.
- [111] M. L. Bushnell and G. Parthasarathy, "Random Logic Partial-Scan Delay-Fault Built-In Self-Test," in IMAPS Multi-Chip Module Conf., Sept. 1998. Invited paper.
- [112] K. M. Butler and M. R. Mercer, Assessing Fault Model and Test Quality. Boston: Kluwer Academic Publishers, 1992.
- [113] W. J. Butler and S. S. Haykin, "Multiparameter Sensitivity Problems in Network Theory," *Proc. of the IEEE*, vol. 117, no. 12, pp. 2228–2236, Dec. 1970.
- [114] W. C. Carter, "Signature Testing with Guaranteed Bounds for Fault Coverage," in *Proc. of the International Test Conf.*, Nov. 1982, pp. 75-82.
- [115] G. R. Case, "Analysis of Actual Fault Mechanisms in CMOS Logic Gates," in *Proc.* of the 13th Design Automation Conf., June 1976, pp. 265-270.

[116] C. W. Cha, W. E. Donath, and F. Ozguner, "9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits," *IEEE Trans. on Computers*, vol. C-27, no. 3, pp. 193-200, Mar. 1978.

- [117] T. J. Chakraborty. Personal communication.
- [118] T. J. Chakraborty and V. D. Agrawal, "Robust Testing for Stuck-at Faults," in *Proc.* of the 8th International Conf. on VLSI Design, Jan. 1995, pp. 42–46.
- [119] T. J. Chakraborty, V. D. Agrawal, and M. L. Bushnell, "On Variable Clock Methods for Path Delay Testing of Sequential Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 16, no. 11, pp. 1237-1249, Nov. 1997.
- [120] S. T. Chakradhar. Personal communication.
- [121] S. T. Chakradhar, Neural Network Models and Optimization Methods for Digital Testing. PhD thesis, Computer Science Department, Rutgers University, New Brunswick, New Jersey, Oct. 1990.
- [122] S. T. Chakradhar and V. D. Agrawal, "A Transitive Closure Based Algorithm for Test Generation," in *Proc. of the 28th Design Automation Conf.*, June 1991, pp. 353-358.
- [123] S. T. Chakradhar and V. D. Agrawal, "VLSI Design," in A. Kent and J. G. Williams, editors, Encyclopedia of Microcomputers, Volume 20, pp. 97-111, New York: Marcel Dekker, 1997.
- [124] S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell, "Automatic Test Pattern Generation Using Quadratic 0-1 Programming," in Proc. of the 27th Design Automation Conf., June 1990, pp. 654-659.
- [125] S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell, "Neural Net and Boolean Satisfiability Models of Logic Circuits," *IEEE Design & Test of Computers*, vol. 7, no. 5, pp. 54-57, Oct. 1990.
- [126] S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell, "Toward Massively Parallel Automatic Test Generation," *IEEE Trans. on Computer-Aided Design*, vol. 9, no. 9, pp. 981-994, Sept. 1990.
- [127] S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell, Neural Models and Algorithms for Digital Testing. Boston: Kluwer Academic Publishers, 1991.
- [128] S. T. Chakradhar, V. D. Agrawal, and S. G. Rothweiler, "A Transitive Closure Algorithm for Test Generation," *IEEE Trans. on Computer-Aided Design*, vol. 12, no. 7, pp. 1015–1028, July 1993.
- [129] S. T. Chakradhar, A. Balakrishnan, and V. D. Agrawal, "An Exact Algorithm for Selecting Partial Scan Flip-Flops," Journal of Electronic Testing: Theory and Applications, vol. 7, pp. 83-93, Aug. 1995.
- [130] S. T. Chakradhar, M. L. Bushnell, and V. D. Agrawal, "Automatic Test Generation Using Neural Networks," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1988, pp. 416-419.
- [131] S. T. Chakradhar, S. G. Rothweiler, and V. D. Agrawal, "Redundancy Removal and Test Generation for Circuits with Non-Boolean Primitives," *IEEE Trans. on Computer-Aided Design*, vol. 16, no. 11, pp. 1370–1377, Nov. 1997.
- [132] S. Chakravarty and M. Liu, "Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults," in Proc. of the 29th Design Automation Conf., June 1992, pp. 353-356.
- [133] S. Chakravarty and M. Liu, "Algorithms for I_{DDQ} Measurement Based Diagnosis of Bridging Faults," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 377–385, Dec. 1992.

[134] S. Chakravarty and P. J. Thadikaran, Introduction to I_{DDQ} Testing. Boston: Kluwer Academic Publishers, 1997.

- [135] V. H. Champac, R. Rodrigues-Montanes, J. A. Segura, J. Figueras, and J. A. Rubio, "Fault Modeling of Gate Oxide Short, Floating Gate and Bridging Failures in CMOS Circuits," in *Proc. of the European Test Conf.*, Apr. 1991, pp. 143–148.
- [136] A. K. Chandra, L. T. Kou, G. Markowsky, and S. Zaks, "On Sets of Boolean n-Vectors with All k-Projections Surjective," Acta Informatica, vol. 20, no. 1, pp. 103-111, Oct. 1983.
- [137] S. J. Chandra and J. H. Patel, "Experimental Evaluation of Testability Measures for Test Generation," *IEEE Trans. on Computer-Aided Design*, vol. 82, no. 17, pp. 93–97, Jan. 1989.
- [138] R. Chandramouli, "On Testing Stuck-Open Faults," in *Proc. of the International Fault-Tolerant Computing Symp.*, June 1983, pp. 258–265.
- [139] H. Y. Chang, E. G. Manning, and G. Metze, Fault Diagnosis of Digital Systems. New York: Wiley-Interscience, 1970.
- [140] S.-J. Chang and M. A. Breuer, "A Fault-Collapsing Analysis in Sequential Logic Networks," *Bell System Technical Journal*, vol. 60, no. 9, pp. 2259-2271, Nov. 1981.
- [141] S. G. Chappell, "Automatic Test Generation for Asynchronous Digital Circuits," Bell System Technical Journal, vol. 53, no. 8, pp. 1477-1503, Oct. 1974.
- [142] S. G. Chappell, C. H. Elmendorf, and L. D. Schmidt, "LAMP: Logic-Circuit Simulators," Bell System Technical Journal, vol. 53, no. 8, pp. 1451-1476, Oct. 1974.
- [143] A. Chatterjee, "Concurrent Error Detection in Linear Analog and Switched-Capacitor State Variable Systems Using Continuous Checksums," in Proc. of the International Test Conf., Oct. 1991, pp. 582-591.
- [144] M. Chatterjee and D. K. Pradhan, "A Novel Pattern Generator for Near-Perfect Fault Coverage," in Proc. of the 13th VLSI Test Symp., April-May 1995, pp. 417-425.
- [145] B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS An MOS Timing Simulator," *IEEE Trans. on Circuits and Systems*, vol. CAS-22, no. 12, pp. 901–910, Dec. 1975.
- [146] D. Cheek and R. Dandapani, "Integration of IEEE Std. 1149.1 and Mixed-Signal Test Architectures," in *Proc. of the International Test Conf.*, Oct. 1995, pp. 569-576.
- [147] C. L. Chen, "Exhaustive Test Pattern Generation Using Cyclic Codes," *IEEE Trans. on Computers*, vol. C-37, no. 2, pp. 225–228, Feb. 1988.
- [148] H. S. M. Chen and R. Sacks, "A Search Algorithm for the Solution of the Multifrequency Fault Diagnosis Equations," *IEEE Trans. on Circuits and Systems*, vol. 26, no. 7, pp. 589-594, July 1979.
- [149] J. E. Chen, C. L. Lee, and W. Z. Shen, "Single-Fault Fault-Collapsing Analysis in Sequential Logic Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 10, no. 12, pp. 1559–1568, Dec. 1991.
- [150] X. Chen and M. L. Bushnell, Efficient Branch and Bound Search with Application to Computer-Aided Design. Boston: Kluwer Academic Publishers, 1996.
- [151] X. Chen, T. Snethen, J. Swnton, and R. Walther, "A Simplified Method for Testing the IBM Pipeline Partial-Scan Microprocessor," in *Proc. of the 8th Asian Test Symp.*, Nov. 1999, pp. 321–326.
- [152] K.-T. Cheng, "On Removing Redundancy in Sequential Circuits," in *Proc. of the 28th Design Automation Conf.*, June 1991, pp. 164-169.
- [153] K.-T. Cheng and V. D. Agrawal, *Unified Methods for VLSI Simulation and Test Generation*. Boston: Kluwer Academic Publishers, 1989.

[154] K.-T. Cheng and V. D. Agrawal, "A Partial Scan Method for Sequential Circuits with Feedback," *IEEE Trans. on Computers*, vol. 39, no. 4, pp. 544-548, Apr. 1990.

- [155] K.-T. Cheng and H.-C. Chen, "Classification and Identification of Nonrobust Untestable Path Delay Faults," *IEEE Trans. on Computer-Aided Design*, vol. 15, no. 8, pp. 845–853, Aug. 1996.
- [156] K.-T. Cheng, S. Devadas, and K. Keutzer, "Delay Fault Test Generation and Synthesis for Testability Under a Standard Scan Design Methodology," *IEEE Trans. on Computer-Aided Design*, vol. 12, no. 8, pp. 1217–1231, Aug. 1993.
- [157] K.-T. Cheng and C.-J. Lin, "Timing-Driven Test Point Insertion for Full-Scan and Partial-Scan BIST," in Proc. of the International Test Conf., Oct. 1995, pp. 506-514.
- [158] W.-T. Cheng, "SPLIT Circuit Model for Test Generation," in *Proc. of the 25th Design Automation Conf.*, June 1988, pp. 96-101.
- [159] W.-T. Cheng, "The BACK Algorithm for Sequential Test Generation," in *Proc. of the International Conf. on Computer Design*, Oct. 1988, pp. 66-69.
- [160] W.-T. Cheng and T. J. Chakraborty, "Gentest: An Automatic Test Generation System for Sequential Circuits," Computer, vol. 22, no. 4, pp. 43-49, Apr. 1989.
- [161] W.-T. Cheng and M.-L. Yu, "Differential Fault Simulation for Sequential Circuits," Journal of Electronic Testing: Theory and Applications, vol. 1, no. 1, pp. 7-13, Feb. 1990.
- [162] K. R. Chin, "Functional Testing of Circuits and SMD Boards with Limited Nodal Access," in Proc. of the International Test Conf., Aug. 1989, pp. 129-143.
- [163] S. H. Chisholm and L. W. Nagel, "Efficient Computer Simulation of Distortion in Electronic Circuits," *IEEE Trans. on Circuit Theory*, vol. CT-20, no. 6, pp. 742-745, Nov. 1973.
- [164] D. C. Choi, "Personal communication," July 2000. Samsung Electronics Company, Ltd.
- [165] R. M. Chou, K. K. Saluja, and V. D. Agrawal, "Scheduling Tests for VLSI Systems Under Power Constraints," *IEEE Trans. on VLSI Systems*, vol. 5, pp. 175–185, June 1997.
- [166] L. O. Chua, Introduction to Nonlinear Network Theory. New York: McGraw-Hill, 1969.
- [167] B. Ciciani, Manufacturing Yield Evaluation of VLSI/WSI Systems. Los Alamitos, California: IEEE Computer Society Press, 1995.
- [168] E. M. Clarke, Jr., O. Grumberg, and D. A. Peled, Model Checking. Cambridge, Massachusetts: MIT Press, 1999.
- [169] B. F. Cockburn and J. A. Brzozowski, "Near-Optimal Tests for Classes of Write-Triggered Coupling Faults in RAMs," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 3, pp. 251-264, Aug. 1992.
- [170] J. Cocking, "RAM Test Patterns and Test Strategy," in Proc. of the 1975 Semiconductor Test Symp., IEEE, Oct. 1975, pp. 1-8.
- [171] D. R. Coelho, The VHDL Handbook. Boston: Kluwer Academic Publishers, 1989.
- [172] F. Coombs, editor, *Printed Circuits Handbook*. New York: McGraw-Hill, fourth edition, 1995.
- [173] C. Cooper and M. L. Bushnell, "Neural Models for Mixed-Level Test Generation," in *Proc. of the 12th VLSI Test Symp.*, Apr. 1994, pp. 208–213.

[174] F. Corno, P. Prinetto, M. Rebaudengo, and M. S. Reorda, "A Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 15, no. 8, pp. 991-1000, Aug. 1996.

- [175] F. Corsi, M. Chiarantoni, R. Lorusso, and C. Marzocca, "A Fault Signature Approach to Analog Devices Testing," in *Proc. of the European Test Conf.*, Apr. 1993, pp. 116– 121.
- [176] C. Crapuchettes, "Testing CMOS I_{DD} on Large Devices," in Proc. of the International Test Conf., Sept. 1987, pp. 310–315.
- [177] W. Daehn, "Fault Simulation Using Small Fault Samples," Journal of Electronic Testing: Theory and Applications, vol. 2, no. 2, pp. 191-203, June 1991.
- [178] H. Dai and T. M. Souders, "Time-Domain Testing Strategies and Fault Diagnosis for Analog Systems," *IEEE Trans. on Instrumentation and Measurement*, vol. 39, no. 1, pp. 157–162, Feb. 1990.
- [179] M. Damiani, P. Olivio, M. Favalli, S. Ercolani, and B. Ricco, "Aliasing in Signature Analysis Testing with Multiple Input Shift Registers," *IEEE Trans. on Computer-Aided Design*, vol. CAD-9, no. 12, pp. 1344-1353, Dec. 1990.
- [180] M. Damiani, P. Olivio, M. Favalli, and B. Ricco, "An Analytical Model for the Aliasing Probabitility of Signature Analysis Testing," *IEEE Trans. on Computer-Aided Design*, vol. CAD-8, no. 11, pp. 1133-1144, Nov. 1989.
- [181] R. G. Daniels, "The Changing Demands of Microprocessor Testing," in *Proc. of the International Test Conf.*, Sept. 1990, p. 21. Keynote Address.
- [182] A. K. Das, M. Pandey, A. Gupta, and P. P. Chaudhuri, "Built-In Self-Test Structures Around Cellular Automata and Counters," *IEE Proceedings, Computers and Digital Techniques*, vol. 37, no. 1, pp. 268–276, July 1990. Part E.
- [183] D. Das, S. C. Seth, and V. D. Agrawal, "Accurate Computation of Field Reject Ratio Based on Fault Latency," *IEEE Trans. on VLSI Systems*, vol. 1, no. 4, pp. 537–545, Dec. 1993.
- [184] S. DasGupta, R. G. Walther, and T. W. Williams, "An Enhancement to LSSD and Some Applications of LSSD in Reliability," in Proc. of the International Fault-Tolerant Computing Symp., June 1981, pp. 32-34.
- [185] B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS Scaling for High Performance and Low Power - The Next Ten Years," in A. Chandrakasan and R. Brodersen, editors, Low-Power CMOS Design, pp. 47-58, Piscataway, New Jersey: IEEE Press, 1998.
- [186] R. David, "Signature Analysis of Multi-Output Circuits," in *Proc. of the International Fault-Tolerant Computing Symp.*, June 1984, pp. 366-371.
- [187] R. David, Random Testing of Digital Circuits Theory and Applications. New York: Marcel Dekker, 1998.
- [188] B. Davis, The Economics of Automatic Testing. London, United Kingdom: McGraw-Hill, 1982.
- [189] P. de Jong and A. J. van de Goor, "Comments on 'Test Pattern Generation for API Faults in RAM'," IEEE Trans. on Computers, vol. C-37, no. 11, pp. 1426–1428, Nov. 1988.
- [190] G. de Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
- [191] J. T. de Sousa and V. D. Agrawal, "Reducing the Complexity of Defect Level Modeling using the Clustering Effect," in Proc. of the Design, Automation and Test in Europe (DATE) Conf., Mar. 2000, pp. 640-644.

[192] I. D. Dear, C. Dislis, J. Dick, and A. P. Ambler, "Economic Effects in Design and Test," *IEEE Design & Test of Computers*, vol. 8, no. 4, pp. 64–77, Dec. 1991.

- [193] R. Dekker, "Fault Modeling and Self-Test of Static Random Access Memories," TUD Research Report 1-68340-28(1987)25, Dept. of Electrical Eng., Delft University of Technology, Delft, The Netherlands, 1987.
- [194] R. Dekker, F. Beenker, and L. Thijssen, "Fault Modeling and Test Algorithm Development for Static Random Access Memories," in *Proc. of the International Test Conf.*, Sept. 1988, pp. 343-352.
- [195] R. Dekker, F. Beenker, and L. Thijssen, "A Realistic Fault Modeling and Test Algorithm for Static Random Access Memories," IEEE Trans. on Computer-Aided Design, vol. C-9, no. 6, pp. 567-572, June 1990.
- [196] W. E. Deming, Some Theory of Sampling. New York: Dover Publications, Inc., 1950.
- [197] W. E. Deming, Out of the Crisis. Cambridge, Massachusetts: MIT Center for Advanced Engineering Study, 1982.
- [198] A. Deng, "Power Analysis for CMOS/BiCMOS Circuits," in *Proc. International Workshop on Low-Power Design*, Apr. 1994, pp. 3-8.
- [199] S. Devadas, "Delay Test Generation for Synchronous Sequential Circuits," in *Proc. of the International Test Conf.*, Sept. 1989, pp. 144-152.
- [200] G. Devarayanadurg and M. Soma, "Analytical Fault Modeling and Static Test Generation for Analog ICs," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1994, pp. 44-47.
- [201] G. Devarayanadurg and M. Soma, "Dynamic Test Signal Design for Analog ICs," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1995, pp. 627-630.
- [202] T. E. Dillinger, VLSI Engineering. Prentice-Hall, 1988.
- [203] S. W. Director, Circuit Theory: A Computational Approach. New York: J. S. Wiley and Sons, 1975.
- [204] C. Dislis, J. H. Dick, I. D. Dear, and A. P. Ambler, Test Economics and Design for Testability. New York: Ellis Horwood, 1995.
- [205] K. Dosaka, Y. Konishi, K. Hayano, K. Himukashi, A. Yamazaki, H. Iwamoto, M. Kumanoya, H. Hamano, and T. Yoshihara, "A 100 MHz 4 Mb Cache DRAM with Fast Copy-Back Scheme," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 11, pp. 1534–1539, Nov. 1992.
- [206] C. Dufaza and G. Cambon, "LFSR-Based Deterministic and Pseudo-random Test Pattern Generator Structures," in Proc. of the European Test Conf., Apr. 1991, pp. 27-34.
- [207] P. Duhamel and J.-C. Rault, "Automatic Test Generation Techniques for Analog Circuits and Systems: A Review," *IEEE Trans. on Circuits and Systems*, vol. CAS-26, no. 7, pp. 411-440, July 1979.
- [208] A. E. Dunlop, V. D. Agrawal, D. N. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, "Chip Layout Optimization Using Critical Path Weighting," in Proc. of the 21st Design Automation Conf., June 1984, pp. 133-136.
- [209] E. B. Eichelberger and E. Lindbloom, "Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test," IBM Journal of Research and Development, vol. 27, no. 3, pp. 265-272, May 1983.
- [210] E. B. Eichelberger, E. Lindbloom, J. A. Waicukauski, and T. W. Williams, Structured Logic Testing. Englewood Cliffs, New Jersey: Prentice-Hall, 1991.

[211] E. B. Eichelberger and T. W. Williams, "A Logic Design Structure for LSI Testability," in Proc. of the 14th Design Automation Conf., June 1977, pp. 462-468.

- [212] K. L. Einspahr and S. C. Seth, "A Switch-Level Test Generation System for Synchronous and Asynchronous Circuits," *Journal of Electronic Testing: Theory and Applications*, vol. 6, no. 1, pp. 59-73, Feb. 1995.
- [213] N. G. Einspruch, VLSI Handbook. Orlando, Florida: Academic Press, 1985.
- [214] W. Eklow, "Optimizing Boundary Scan in a Proprietary Environment," in *Proc. of the International Test Conf.*, Oct. 1994, p. 1024.
- [215] R. D. Eldred, "Test Routines Based on Symbolic Logical Statements," Journal of the ACM, vol. 6, no. 1, pp. 33-36, Jan. 1959.
- [216] D. Farren and A. P. Ambler, "System Test Cost Modeling Based on Event Rate Analysis," in *Proc. of the International Test Conf.*, Oct. 1994, pp. 84–92.
- [217] P. P. Fasang, "Analog/Digital ASIC Design for Testability," *IEEE Trans. on Industrial Electronics*, vol. 36, no. 2, pp. 219–226, May 1989.
- [218] P. P. Fasang, D. Mullins, and T. Wong, "Design for Testability for Mixed Analog/Digital ASICs," in Proc. of the Custom Integrated Circuits Conf., May 1988, pp. 16.5.1-16.5.4.
- [219] W. Feller, An Introduction to Probability Theory and Its Applications. New York: John Wiley and Sons, Inc., 1950.
- [220] E. Felt and A. L. Sangiovanni-Vincentelli, "Testing of Analog Systems Using Behavioral Models and Optimal Experimental Design Techniques," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1994, pp. 672-678.
- [221] A. Ferre and J. Figueras, "On Estimating Bounds of the Quiescent Current for I_{DDQ} Testing," in Proc. of the 14th VLSI Test Symp., May 1996, pp. 106-111.
- [222] J. K. Fidler, "Differential-Incremental Sensitivity Relationships," *IEEE Electronics Letters*, vol. 20, no. 10, pp. 626–627, May 1984.
- [223] J. P. Fishburn and A. E. Dunlop, "TILOS: A Posynomial Programming Approach to Transistor Sizing," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1985, pp. 326–328.
- [224] P. L. Flake, G. Musgrave, and I. White, "A Digital System Simulator: HILO," Digital Processes, vol. 1, no. 1, pp. 39–53, 1975.
- [225] J. Flood, RCA Solid-State Integrated Circuits Databook, Application Note ICAN-6532, chapter Fundamentals of Testing COS/MOS Integrated Circuits, pp. 622–630. RCA, 1978.
- [226] P. Franco, S. C. Ma, Y.-C. Chang, R. Stokes, W. Farwell, and E. J. McCluskey, "Analysis and Detection of Timing Failures in an Experimental Test Chip," in *Proc. of the International Test Conf.*, Oct. 1996, pp. 691-700.
- [227] R. R. Fritzemeier, J. M. Soden, K. R. Treece, and C. F. Hawkins, "Increased CMOS IC Stuck-at Fault Coverage with Reduced I_{DDQ} Test Sets," in Proc. of the International Test Conf., Sept. 1990, pp. 427–435.
- [228] R. A. Frohwerk, "Signature Analysis: A New Digital Field Service Method," Hewlett-Packard Journal, vol. 28, no. 9, pp. 2-8, May 1977.
- [229] H. Fujiwara, "FAN: A Fanout-Oriented Test Pattern Generation Algorithm," in *Proc.* of the International Symp. on Circuits and Systems, July 1985, pp. 671-674.
- [230] H. Fujiwara, Logic Testing and Design for Testability. Cambridge, Massachusetts: The MIT Press, 1985.

[231] H. Fujiwara, "Computational Complexity of Controllability / Observability Problems for Combinational Circuits," in Proc. of the International Fault-Tolerant Computing Symp., June 1988, pp. 64-69.

- [232] H. Fujiwara and T. Shimono, "On the Acceleration of Test Generation Algorithms," in *Proc. of the International Fault-Tolerant Computing Symp.*, June 1983, pp. 98-105.
- [233] H. Fujiwara and T. Shimono, "On the Acceleration of Test Generation Algorithms," *IEEE Trans. on Computers*, vol. C-32, no. 12, pp. 1137-1144, Dec. 1983.
- [234] R. K. Gaede, M. R. Mercer, K. M. Butler, and D. E. Ross, "CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology," in *Proc. of the 25th Design Automation Conf.*, June 1988, pp. 597-600.
- [235] S. Gai and P. L. Montessoro, "Creator: New Advanced Concept in Concurrent Simulation," IEEE Trans. on Computer-Aided Design, vol. 13, no. 6, pp. 786-795, June 1994
- [236] S. Gai, P. L. Montessoro, and F. Somenzi, "MOZART: A Concurrent Multilevel Simulator," *IEEE Trans. on Computer-Aided Design*, vol. 7, no. 9, pp. 1005-1016, Sept. 1088
- [237] J. M. Galey, R. E. Norby, and J. P. Roth, "Techniques for the Diagnosis of Switching Circuit Failures," in R. S. Ledley, editor, Proc. of the Second Annual Symp. on Switching Circuit Theory and Logical Design, (Detroit), AIEE, Oct. 1961, pp. 152-160.
- [238] M. K. Gandhi, The Story of my Experiments with Truth. Washington, DC: Public Affairs Press, 1948. Translated from Gujarati by Mahadev Desai.
- [239] J. A. Gasbarro, "Testing High Speed DRAMS," in Proc. of the International Test Conf., Oct. 1994, p. 361.
- [240] J. A. Gasbarro and M. A. Horowitz, "Techniques for Characterizing DRAMs with a 500 MHz Interface," in *Proc. of the International Test Conf.*, Oct. 1994, pp. 516-525.
- [241] A. E. Gattiker and W. Maly, "Current Signatures," in *Proc. of the 14th VLSI Test Symp.*, Apr. 1996, pp. 112–117.
- [242] A. E. Gattiker, P. Nigh, D. Grosch, and W. Maly, "Current Signatures for Production Testing," in Proc. of the IEEE International Workshop on I_{DDQ} Testing, Oct. 1996, pp. 25-28.
- [243] F. A. Gay, "Evaluation of Maintenance Software in Real-Time Systems," *IEEE Trans. on Computers*, vol. C-27, no. 6, pp. 576–582, June 1978.
- [244] M. A. Gharaybeh, V. D. Agrawal, M. L. Bushnell, and C. G. Parodi, "False-Path Removal Using Delay Fault Simulation," *Journal of Electronic Testing: Theory and Applications*, vol. 16, no. 5, pp. 463-476, Oct. 2000.
- [245] M. A. Gharaybeh, M. L. Bushnell, and V. D. Agrawal, "Classification and Test Generation for Path-Delay Faults Using Single Stuck-at Fault Tests," Journal of Electronic Testing: Theory and Applications, vol. 11, no. 1, pp. 55-67, Aug. 1997.
- [246] M. A. Gharaybeh, M. L. Bushnell, and V. D. Agrawal, "The Path Status Graph with Application to Delay Fault Simulation," *IEEE Trans. on Computer-Aided Design*, vol. 17, no. 4, pp. 324-332, Apr. 1998.
- [247] A. Ghosh, S. Devadas, and A. R. Newton, "Test Generation for Highly Sequential Circuits," in *Proc. of the International Conf. on Computer Design*, Nov. 1989, pp. 362-365.
- [248] A. Ghosh, S. Devadas, and A. R. Newton, Sequential Logic Testing and Verification. Boston: Kluwer Academic Publishers, 1992.

[249] I. Ghosh, A. Raghunathan, and N. K. Jha, "A Design for Testability Technique for RTL Circuits Using Control/Data Flow Extraction," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1996, pp. 329-336.

- [250] P. Ghosh, "Transistor Stuck-Open Fault Test Generation for Switch-Level Circuits Using Energy Minimization Techniques," Master's thesis, ECE Dept., Rutgers University, May 1996.
- [251] G. Gielen, Z. Wang, and W. Sansen, "Probabilistic Fault Detection and the Selection of Measurements for Practical Testing of Analog Integrated Circuits Using a Sensitivity-driven Enumeration of Common Spanning Trees," *IEEE Trans. on Circuits and Systems Volume II*, vol. 45, no. 10, pp. 1342–1350, Oct. 1998.
- [252] J. Giraldi and M. L. Bushnell, "EST: The New Frontier in Automatic Test Pattern Generation," in *Proc. of the 27th Design Automation Conf.*, June 1990, pp. 667-672.
- [253] J. Giraldi and M. L. Bushnell, "Search State Equivalence for Redundancy Identification and Test Generation," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 184-193.
- [254] A. Glaser and G. Subak-Sharpe, Integrated Circuit Engineering. Reading, Massachusetts: Addison-Wesley, 1977.
- [255] H. C. Godoy, C. B. Franklin, and P. Bottorff, "Automatic Checking of Logic Design Structures for Compliance with Testability Ground Rules," in *Proc. of the 14th Design Automation Conf.*, June 1977, pp. 469-478.
- [256] P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," in *Proc. of the International Fault-Tolerant Computing Symp.*, Aug. 1980, pp. 145–151.
- [257] P. Goel, "Test Generation Costs Analysis and Projections," in *Proc. of the 17th Design Automation Conf.*, June 1980, pp. 77–84.
- [258] P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," *IEEE Trans. on Computers*, vol. C-30, no. 3, pp. 215-222, Mar. 1981.
- [259] P. Goel and B. C. Rosales, "Test Generation and Dynamic Compaction of Tests," in Proc. of the International Test Conf., Oct. 1979, pp. 189-192.
- [260] P. Goel and B. C. Rosales, "Dynamic Test Compaction with Fault Selection Using Sensitizable Path Tracing," IBM Technical Disclosure Bulletin, vol. 23, no. 5, pp. 1954-1957, Oct. 1980.
- [261] D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, Massachusetts: Addison-Wesley, 1989.
- [262] L. H. Goldstein, "Controllability/Observability Analysis of Digital Circuits," IEEE Trans. on Circuits and Systems, vol. CAS-26, no. 9, pp. 685-693, Sept. 1979.
- [263] L. H. Goldstein and E. L. Thigpen, "SCOAP: Sandia Controllability/Observability Analysis Program," in Proc. of the 17th Design Automation Conf., June 1980, pp. 190-196.
- [264] S. W. Golomb, Shift Register Sequences. Laguna Hills, California: Aegean Park Press, 1982.
- [265] F. M. Gonçalves and J. P. Teixeira, "Sampling Techniques of Non-Equally Probable Faults in VLSI Systems," in Proc. of the 16th VLSI Test Symp., Apr. 1998, pp. 283– 288
- [266] G. Gordon and H. Nadig, "Hexadecimal Signatures Identify Troublespots in Microprocessor Systems," *Electronics*, vol. 50, no. 5, pp. 89-96, Mar. 1977.

[267] N. Gouders and R. Kaibel, "PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1991, pp. 542-545.

- [268] C. W. Green, "PMOS Dynamic RAM Reliability A Case Study," in Proc. of the International Reliability Physics Symp., Apr. 1979, pp. 213-219.
- [269] M. R. Grimaila, S. Lee, J. Dworak, K. M. Butler, B. Stewart, B. Houchins, V. Mathur, J. Park, L.-C. Wang, and M. R. Mercer, "REDO Random Excitation and Deterministic Observation First Commercial Experiment," in *Proc. of the 17th VLSI Test Symp.*, Apr. 1999, pp. 268-274.
- [270] A. Grochowski, D. Bhattacharya, T. R. Viswanathan, and K. Laker, "Integrated Circuit Testing for Quality Assurance in Manufacturing: History, Current Status, and Future Trends," *IEEE Trans. on Circuits and Systems II*, vol. 44, no. 8, pp. 610-633, Aug. 1997.
- [271] T. Guckert, P. Schani, M. Phillips, M. Seeley, and N. Herr, "Design and Process Issues for Elimination of Device Failures Due to 'Drooping' Vias," in *Proc. of the International Symp. for Testing and Failure Analysis (ISTFA)*, Nov. 1991, pp. 97–101.
- [272] R. K. Gulati, W. Mao, and D. K. Goel, "Detection of Undetectable Faults using I_{DDQ} Testing," in *Proc. of the International Test Conf.*, Sept. 1992, pp. 770-777.
- [273] R. Guo, I. Pomeranz, and S. M. Reddy, "Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits based on Vector Restoration," in *Proc. of the Design Automation and Test in Europe Conf.*, Feb. 1998, pp. 583–587.
- [274] R. Gupta, R. Gupta, and M. A. Breuer, "A BALLAST Methodology for Structured Partial Scan Design," *IEEE Trans. on Computers*, vol. 39, no. 4, pp. 538-544, Apr. 1990.
- [275] N. B. Hamida and B. Kaminska, "Analog Circuit Testing Based on Sensitivity Computation and New Circuit Modeling," in *Proc. of the International Test Conf.*, Oct. 1993, pp. 652-661.
- [276] N. B. Hamida and B. Kaminska, "Multiple Fault Analog Circuit Testing by Sensitivity Analysis," Journal of Electronic Testing: Theory and Applications, vol. 4, no. 4, pp. 331-343, Nov. 1993.
- [277] D. Harel and B. Krishnamurthy, "Is There Hope for Linear Time Fault Simulation?," in Proc. of the 17th International Fault-Tolerant Computing Symp., 1987, pp. 28-33
- [278] L. R. Harriott, "A New Role for E-Beam: Electron Projection," *IEEE Spectrum*, vol. 36, no. 7, pp. 41–45, July 1999.
- [279] I. Hartanto, V. Boppana, J. H. Patel, and W. K. Fuchs, "Diagnostic Test Pattern Generation for Sequential Circuits," in *Proc. of the 15th VLSI Test Symp.*, Apr. 1997, pp. 196-202.
- [280] S. Z. Hassen and E. J. McCluskey, "Increased Fault Coverage Through Multiple Signatures," in Proc. of the International Fault-Tolerant Computing Symp., June 1984, pp. 354-359.
- [281] C. F. Hawkins and J. M. Soden, "Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs," in *Proc. of the International Test Conf.*, Nov. 1985, pp. 544-555.
- [282] C. F. Hawkins and J. M. Soden, "Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs," in Proc. of the International Test Conf., Sept. 1986, pp. 443– 451.

[283] C. F. Hawkins, J. M. Soden, R. R. Fritzemeier, and L. K. Horning, "Quiescent Power Supply Current Measurement for CMOS IC Defect Detection," *IEEE Trans. on Industrial Electronics*, vol. 36, no. 2, pp. 211–218, May 1989.

- [284] J. P. Hayes, "Detection of Pattern-Sensitive Faults in Random-Access Memories," *IEEE Trans. on Computers*, vol. C-24, no. 2, pp. 150-157, Feb. 1975.
- [285] J. P. Hayes, "Transition Count Testing of Combinational Logic Circuits," *IEEE Trans. on Computers*, vol. C-25, no. 6, pp. 613-620, June 1976.
- [286] J. P. Hayes, "Testing Memories for Single-Cell Pattern-Sensitive Faults in Semiconductor Random-Access Memories," *IEEE Trans. on Computers*, vol. C-29, no. 3, pp. 249-254, Mar. 1980.
- [287] J. P. Hayes, "An Introduction to Switch-Level Modeling," *IEEE Design & Test of Computers*, vol. 4, no. 4, pp. 18-25, Aug. 1987.
- [288] H. Haznedar, Digital Microelectronics. Redwood City, California: Benjamin/Cummings Publishing Co., Inc., 1991.
- [289] W. Heisenberg, Gesammelte Werke (Collected Works). Berlin: Springer-Verlag, 1989.
- [290] C. L. Henderson, J. M. Soden, and C. F. Hawkins, "The Behavior and Testing Implications of CMOS IC Logic Gate Open Circuits," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 302-310.
- [291] M. Henftling, H. Wittmann, and K. J. Antreich, "A Formal Non-Heuristic ATPG Approach," in Proc. of the European Design Automation Conf., Sept. 1995, pp. 248–253.
- [292] K. Heragu, New Techniques to Verify Timing Correctness of Integrated Circuits. PhD thesis, Dept. of EECS, University of Illinois, Urbana, Illinois, 1998.
- [293] K. Heragu, V. D. Agrawal, and M. L. Bushnell, "An Efficient Path Delay Coverage Estimator," in Proc. of the 31st Design Automation Conf., June 1994, pp. 516-521.
- [294] K. Heragu, V. D. Agrawal, and M. L. Bushnell, "FACTS: Fault Coverage Estimation by Test Vector Sampling," in Proc. of the 12th VLSI Test Symp., Apr. 1994, pp. 266-271.
- [295] K. Heragu, V. D. Agrawal, and M. L. Bushnell, "Statistical Methods for Delay Fault Coverage Analysis," in Proc. of the 8th International Conf. on VLSI Design, Jan. 1995, pp. 166-170.
- [296] K. Heragu, M. L. Bushnell, and V. D. Agrawal, "Fault Coverage Estimation by Test Vector Sampling," *IEEE Trans. on Computer-Aided Design*, vol. 14, no. 5, pp. 590–596, May 1995.
- [297] D. Herrell, "Power to the Package," IEEE Spectrum, vol. 36, no. 7, pp. 46-53, July 1999.
- [298] R. L. Hickling, "Tester Independent Problem Representation and Tester Dependent Program Generation," in *Proc. of the International Test Conf.*, Oct. 1983, pp. 476–482.
- [299] F. P. Higgins and R. Srinivasan, "BSM2: Next Generation Boundary-Scan Master," in *Proc. of the 18th VLSI Test Symp.*, Apr. 2000, pp. 67-72.
- [300] F. J. Hill and B. Huey, "SCIRTSS: A Search System for Sequential Circuit Test Sequences," *IEEE Trans. on Computers*, vol. C-26, no. 5, pp. 490-502, May 1977.
- [301] R. B. Hitchcock, "Timing Verification and the Timing Analysis Program," in *Proc. of the 19th Design Automation Conf.*, June 1982, pp. 594-604.
- [302] E. R. Hnatek, Integrated Circuit Quality and Reliability. New York: Marcel Dekker, 1987.

[303] J. H. Holland, Adaptation in Natural and Artificial Systems. Ann Arbor, Michigan: University of Michigan Press, 1975.

- [304] J. J. Hopfield, "Artificial Neural Networks," IEEE Circuits and Devices Magazine, vol. 4, no. 5, pp. 3-10, Sept. 1988.
- [305] L. K. Horning, J. M. Soden, R. R. Fritzemeier, and C. F. Hawkins, "Measurements of Quiescent Power Supply Current for CMOS ICs in Production Testing," in *Proc. of the International Test Conf.*, Sept. 1987, pp. 300-308.
- [306] P. D. Hortensius, R. D. McLeod, and B. W. Podaima, "Cellular Automata Circuits for Built-In Self-Test," *IBM Journal of Research and Development*, vol. 34, no. 2/3, pp. 389-405, March/May 1990.
- [307] P. D. Hortensius, R. D. McLeod, W. Pries, D. M. Miller, and H. C. Card, "Cellular Automata-Based Pseudorandom Number Generators for Built-In Self-Test," IEEE Trans. on Computer-Aided Design, vol. CAD-8, no. 8, pp. 842-859, Aug. 1989.
- [308] A. S. Householder, "A Survey of Some Closed Methods for Inverting Matrices," SIAM Journal on Applied Mathematics, vol. 5, no. 3, pp. 155-169, 1957.
- [309] M. J. Howes and D. V. Morgan, editors, Reliability and Degradation Semiconductor Devices and Circuits. Chichester, UK: Wiley-Interscience, 1981.
- [310] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "Sequential Circuit Test Generation using Dynamic State Traversal," in *Proc. of the European Design and Test Conf.*, 1997, pp. 22-28.
- [311] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "Dynamic State Traversal for Sequential Circuit Test Generation," ACM Trans. on Design Automation of Electronic Systems (TODAES), vol. 5, no. 3, July 2000.
- [312] J.-L. Huertas, A. Rueda, and D. Vazquez, "Design for Testability Techniques Applicable to Analog Circuits," in *Proc. of the European Test Conf.*, Apr. 1993, pp. 522–523.
- [313] J.-L. Huertas, A. Rueda, and D. Vazquez, "Improving the Testability of Switched-Capacitor Filters," Analog Integrated Circuits & Signals Proceedings, vol. 4, pp. 199–213, 1993.
- [314] J.-L. Huertas, A. Rueda, and D. Vazquez, "Testable Switched-Capacitor Filters," *IEEE Journal of Solid-State Circuits*, vol. 28, no. 7, pp. 719–724, July 1993.
- [315] J. L. A. Hughes and E. J. McCluskey, "Multiple Stuck-at Fault Coverage of Single Stuck-at Fault Test Sets," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 368-374.
- [316] S. D. Huss and R. S. Gyurcsik, "Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time," in *Proc. of the 28th Design Automation Conf.*, June 1991, pp. 494-499.
- [317] O. H. Ibarra and S. K. Sahni, "Polynomially Complete Fault Detection Problems," *IEEE Trans. on Computers*, vol. C-24, no. 3, pp. 242-249, Mar. 1975.
- [318] IEEE Standards Board, 345 East 47th St. New York 10017, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1994. IEEE/ANSI Standard 1149.1-1994 (revision b), includes supplements 1149.1a and 1149.1b.
- [319] IEEE Standards Board, 345 East 47th St. New York 10017, IEEE Standard for a Mixed-Signal Test Bus, June 2000. IEEE Standard 1149.4.
- [320] International Telecommunication Union, Geneva, CCITT Yellow Book, 1981. PCM parameter information is repeated in the later edition, the Red Book, 1984.
- [321] M. Ismail and T. Fiez, editors, Analog VLSI: Signal and Information Processing. McGraw-Hill, 1994.

[322] N. Itazaki and K. Kinoshita, "Test Pattern Generation for Circuits with Three-state Modules by Improved Z-algorithm," in Proc. of the International Test Conf., Sept. 1986, pp. 105-108.

- [323] N. Itazaki and K. Kinoshita, "Test Pattern Generation for Circuits with Tri-state Modules by Z-algorithm," *IEEE Trans. on Computer-Aided Design*, vol. 8, no. 12, pp. 1327–1334, Dec. 1989.
- [324] A. Ivanov and V. K. Agarwal, "Testability Measures What Do They Do for ATPG?," in Proc. of the International Test Conf., Sept. 1986, pp. 129-138.
- [325] A. Ivanov and V. K. Agarwal, "An Analysis of the Probabilisite Behavior of Linear Feedback Signature Registers," *IEEE Trans. on Computer-Aided Design*, vol. CAD-8, no. 10, pp. 1074-1088, Oct. 1989.
- [326] V. S. Iyengar and D. Brand, "Synthesis of Pseudo-Random Pattern Testable Designs," in *Proc. of the International Test Conf.*, Aug. 1989, pp. 501-508.
- [327] V. S. Iyengar, B. K. Rosen, and J. A. Waicukauski, "On Computing the Sizes of Detected Delay Faults," *IEEE Trans. on Computer-Aided Design*, vol. 9, no. 3, pp. 299-312, Mar. 1990.
- [328] M. A. Iyer, On Redundancy and Untestability in Sequential Circuits. PhD thesis, ECE Department, Illinois Institute of Technology, Chicago, Illinois, July 1995.
- [329] M. A. Iyer and M. Abramovici, "Low-Cost Redundancy Identification for Combinational Circuits," in *Proc. of the 7th International Conf. on VLSI Design*, Jan. 1994, pp. 315–318.
- [330] M. K. Iyer and M. L. Bushnell, "Effect of Noise on Analog Circuit Testing," Journal of Electronic Testing: Theory and Applications, vol. 15, no. 1/2, pp. 11-22, Aug./Oct. 1999
- [331] J. Jacob and N. N. Biswas, "GTBD Faults and Lower Bounds on Multiple Fault Coverage of Single Fault Test Sets," in *Proc. of the International Test Conf.*, Sept. 1987, pp. 849–855.
- [332] M. Jacomino, J. L. Rainard, and R. David, "Fault Detection by Consumption Measurement in CMOS Circuits," in F. Belli and W. Dorke, editors, *Proc. of the 3rd International Conf. on Fault Tolerant Computing Systems*, (Berlin), Springer Verlag, 1987, pp. 83-94.
- [333] A. Jain, "Arbitrary Defects; Modeling and Applications," Master's thesis, Electrical and Comp. Eng. Dept., Rutgers University, New Brunswick, New Jersey, Oct. 1999.
- [334] S. K. Jain and V. D. Agrawal, "STAFAN: An Alternative to Fault Simulation," in *Proc. of the 21st Design Automation Conf.*, June 1984, pp. 18-23.
- [335] S. K. Jain and V. D. Agrawal, "Modeling and Test Generation Algorithms for MOS Circuits," IEEE Trans. on Computers, vol. C-34, no. 5, pp. 426-433, May 1985.
- [336] S. K. Jain and V. D. Agrawal, "Statistical Fault Analysis," *IEEE Design & Test of Computers*, vol. 2, no. 1, pp. 38-44, Feb. 1985.
- [337] S. K. Jain and C. E. Stroud, "Built-In Self Testing of Embedded Memories," *IEEE Design & Test of Computers*, vol. 3, no. 4, pp. 27–37, Aug. 1986.
- [338] P. Jalote, An Integrated Approach to Software Engineering. New York: Springer-Verlag, 1991.
- [339] F. Jay, editor, IEEE Standard Dictionary of Electrical and Electronics Terms, p. 470.
 J. Wiley and Sons, third edition, 1984.
- [340] F. Jensen and N. E. Petersen, Burn-In. Chichester, UK: John Wiley & Sons, Inc., 1982.

[341] N. K. Jha, "Detecting Multiple Faults in CMOS Circuits," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 514–519.

- [342] N. K. Jha and S. Kundu, Testing and Reliable Design of CMOS Circuits. Boston: Kluwer Academic Publishers, 1990.
- [343] E. R. Jones and C. H. Mays, "Automatic Test Generation Methods for Large Scale Integrated Logic," *IEEE Journal of Solid-State Circuits*, vol. SC-2, pp. 221–226, Dec. 1967.
- [344] D. Kagaris, S. Tragoudas, and D. Karayiannis, "Nonenumerative Path Delay Fault Coverage Estimation Based on Optimal Polynomial Time Algorithms," *IEEE Trans.* on Computer-Aided Design, vol. 16, no. 3, pp. 309-315, Mar. 1997.
- [345] H. Kajitani, H. Sato, H. Saito, and S. Oresjo, "Practical Test Generation with IEEE 1149.1 Boundary Scan," in *Proc. of the Automatic Test Equipment & Interfacing Conf.*, (Anaheim, California), Jan. 1992, pp. 10-17.
- [346] B. Kaminska, "Comments made during the Panel Session, North Atlantic Test Workshop," 1999.
- [347] R. Kapur, S. Patil, T. J. Snethen, and T. W. Williams, "Design of an Efficient Weighted Random Pattern Generation System," in Proc. of the International Test Conf., Oct. 1994, pp. 491-500.
- [348] M. Karam and G. Saucier, "Functional versus Random Test Generation for Sequential Circuits," Journal of Electronic Testing: Theory and Applications, vol. 4, no. 1, pp. 33-41, Feb. 1993.
- [349] M. G. Karpovsky, S. K. Gupta, and D. K. Pradhan, "Aliasing and Diagnosis Probability in MISR and STUMPS Using a General Error Model," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 828-839.
- [350] M. Keating and D. Meyer, "A New Approach to Dynamic IDD Testing," in *Proc. of the International Test Conf.*, Sept. 1987, pp. 316–321.
- [351] T. P. Kelsey, K. K. Saluja, and S. Y. Lee, "An Efficient Algorithm for Sequential Circuit Test Generation," *IEEE Trans. on Computers*, vol. 42, no. 11, pp. 1361-1371, Nov. 1993.
- [352] K. Keutzer, S. Malik, and A. Saldanha, "Is Redundancy Necessary to Reduce Delay?," *IEEE Trans. on Computer-Aided Design*, vol. 10, no. 4, pp. 427–439, Apr. 1991.
- [353] M. Khare and A. Albicki, "Cellular Automata Used for Test Pattern Generation," in *Proc. of the International Conf. on Computer Design*, Oct. 1987, pp. 56-59.
- [354] K. Kim, J. G. Tront, and D. S. Ha, "BIDES: A BIST Design Expert System," Journal of Electronic Testing: Theory and Applications, vol. 2, no. 2, pp. 165-179, June 1991.
- [355] C. R. Kime, "An Analysis Model for Digital System Diagnosis," *IEEE Trans. on Computers*, vol. C-19, no. 11, pp. 1063–1073, Nov. 1970.
- [356] C. R. Kime, "System Diagnosis," in D. K. Pradhan, editor, Fault-Tolerant Computing Theory and Techniques, volume II, chapter 8, pp. 577-632, Prentice-Hall, 1986.
- [357] A. Kinoshita, S. Murakami, Y. Nishimura, and K. Anami, "A Study of Delay Time on Bit Lines in Megabit SRAMs," *IEICE Trans. on Electron Devices*, vol. E75-C, no. 11, pp. 1383-1386, Nov. 1992.
- [358] K. Kinoshita and K. K. Saluja, "Built-In Testing of Memory Using On-Chip Compact Testing Scheme," in *Proc. of the International Test Conf.*, Oct. 1984, pp. 271–281.
- [359] K. Kinoshita and K. K. Saluja, "Built-In Testing of Memory Using an On-Chip Compact Testing Scheme," *IEEE Trans. on Computers*, vol. C-35, no. 10, pp. 862-870, Oct. 1986.

[360] T. Kirkland and M. R. Mercer, "A Topological Search Algorithm for ATPG," in *Proc.* of the 24th Design Automation Conf., June-July 1987, pp. 502-508.

- [361] E. Kjelkerud and O. Thessen, "Generation of Hazard Free Tests using the D-Algorithm in a Timing Accurate System for Logic and Fault Simulation," in Proc. of the 16th Design Automation Conf., June 1979, pp. 180-184.
- [362] J. Knaizuk, Jr. and C. R. P. Hartmann, "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories," *IEEE Trans. on Computers*, vol. C-26, no. 11, pp. 1141-1144, Nov. 1977.
- [363] D. E. Knuth, The Art of Computer Programming, volume 1/Fundamental Algorithms. Reading, Massachusetts: Addison-Wesley, second edition, 1975.
- [364] B. Köenemann, J. Mucha, and G. Zwiehoff, "Built-In Test for Complex Digital Integrated Circuits," IEEE Journal of Solid-State Circuits, vol. SC-15, no. 3, pp. 315-318, June 1980.
- [365] Y. Konishi, T. Ogawa, and M. Kumanoya, "Testing 256k Word × 16 Bit Cache DRAM (CDRAM)," in *Proc. of the International Test Conf.*, Oct. 1994, p. 360.
- [366] P. G. Kovijanic, "A New Look at Test Generation and Verification," in *Proc. of the 14th Design Automation Conf.*, June 1977, pp. 58-63.
- [367] A. Krasniewski and S. Pilarski, "Circular Self-Test Path: A Low Cost BIST Technique for VLSI Circuits," *IEEE Trans. on Computer-Aided Design*, vol. CAD-8, no. 1, pp. 46-55, Jan. 1989.
- [368] R. Kraus, O. Kowarik, K. Hoffmann, and D. Oberle, "Design for Test of Mbit DRAMs," in *Proc. of the International Test Conf.*, Aug. 1989, pp. 316-321.
- [369] P. A. Krauss and K. J. Antreich, Application of Fault Parallelism to the Automatic Test Pattern Generation for Sequential Circuits, pp. 234-245. Lecture Notes in Computer Science 732, Springer-Verlag, 1993. Proc. 1993 Foundation of Software Technology and Theoretical Computer Science.
- [370] P. A. Krauss, A. Ganz, and K. J. Antreich, "Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits," Journal of Electronic Testing: Theory and Applications, vol. 11, pp. 227-245, Dec. 1997.
- [371] A. Krstić and K.-T. Cheng, Delay Fault Testing for VLSI Circuits. Boston: Kluwer Academic Publishers, 1998.
- [372] H. Kubo, "A Procedure for Generating Test Sequences to Detect Sequential Circuit Failures," NEC Res. & Dev., vol. 12, no. 4, pp. 69-78, Oct. 1968.
- [373] D. J. Kuck, High Performance Computing Challenges for Future Systems. New York: Oxford University Press, 1996.
- [374] K. S. Kundert, The Designer's Guide to SPICE & SPECTRE. Boston: Kluwer Academic Publishers, 1995.
- [375] C.-P. Kung and C.-S. Lin, "Parallel Sequence Fault Simulation for Synchronous Sequential Circuits," in Proc. of the European Design Automation Conf., Mar. 1992, pp. 434-438.
- [376] W. Kunz and D. K. Pradhan, "Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits," in *Proc. of the International Test Conf.*, Sept. 1992, pp. 816–825.
- [377] W. Kunz and D. K. Pradhan, "Recursive Learning A New Implication Technique for Efficient Solution to CAD Problems," *IEEE Trans. on Computer-Aided Design*, vol. 13, no. 9, pp. 1143-1158, Sept. 1994.
- [378] W. Kunz and D. Stoffel, Reasoning in Boolean Networks: Logic Synthesis and Verification Using Testing Techniques. Boston: Kluwer Academic Publishers, 1997.

[379] A. Kunzmann and H.-J. Wunderlich, "An Analytical Approach to the Partial Scan Problem," *Journal of Electronic Testing: Theory and Applications*, vol. 1, no. 2, pp. 163-174, May 1990.

- [380] R. P. Kurshan, Computer Aided Verification of Coordinating Processes. Princeton, New Jersey: Princeton University Press, 1994.
- [381] P. Kurup and T. Abbasi, Logic Synthesis Using Synopsys. Boston: Kluwer Academic Publishers, 1995.
- [382] M. Lane and S. McEuen, "I_{DDQ}: A Method for Detecting Potential Warranty Returns," Technical report, Ford Microelectronics Inc., Internal Report, Aug. 1990.
- [383] T. Larrabee, "Efficient Generation of Test Patterns Using Boolean Difference," in *Proc. of the International Test Conf.*, Aug. 1989, pp. 795-801.
- [384] T. Larrabee, "Test Pattern Generation Using Boolean Satisfiability," *IEEE Trans. on Computer-Aided Design*, vol. 11, no. 1, pp. 4–15, Jan. 1992.
- [385] C. Y. Lee, "Representation of Switching Circuits by Binary Decision Diagrams," Bell System Technical Journal, vol. 38, pp. 985-999, July 1959.
- [386] K. J. Lee, C. A. Njinda, and M. A. Breuer, "A Switch-Level Test Generation System for CMOS Combinational Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 13, no. 5, pp. 625-637, May 1994.
- [387] N.-C. Lee, "Practical Considerations for Mixed-Signal Test Bus," in *Proc. of the International Test Conf.*, Oct. 1993, pp. 591–592.
- [388] T.-C. Lee, W. H. Wolf, N. K. Jha, and J. M. Acken, "Behavioral Synthesis for Easy Testability in Data Path Allocation," in Proc. of the International Conf. on Computer Design, Oct. 1992, pp. 29-32.
- [389] D. Leet, P. Shearson, and R. France, "A CMOS LSSD Test Generation System," IBM Journal of Research and Development, vol. 28, no. 5, pp. 625-635, Sept. 1984.
- [390] C. E. Lemke, "Bimatrix Equilibrium Points and Mathematical Programming," Management Science, vol. 11, pp. 681-689, May 1965.
- [391] J. D. Lesser and J. J. Shedletsky, "An Experimental Delay Test Generator for LSI Logic," IEEE Trans. on Computers, vol. C-29, no. 3, pp. 235-248, Mar. 1980.
- [392] Y. Levendel and P. R. Menon, "Transition Faults in Combinational Circuits: Input Transition Test Generation and Fault Simulation," in *Proc. of the International Fault-Tolerant Computing Symp.*, July 1986, pp. 278-283.
- [393] M. W. Levi, "CMOS is Most Testable," in *Proc. of the International Test Conf.*, Oct. 1981, pp. 217–220.
- [394] M. Lewitt, "ASIC Testing Updated," IEEE Spectrum, vol. 29, no. 5, pp. 26-29, May 1992.
- [395] L. L. Lewyn and J. D. Meindl, "Physical Limits of VLSI DRAM's," *IEEE Journal of Solid-State Circuits*, vol. SC-20, no. 1, pp. 231-241, Feb. 1985.
- [396] W. Li, S. M. Reddy, and S. K. Sahni, "On Path Selection in Combinational Logic Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 8, no. 1, pp. 56-63, Jan. 1989.
- [397] C. J. Lin and S. M. Reddy, "On Delay Fault Testing in Logic Circuits," *IEEE Trans. on Computer-Aided Design*, vol. CAD-6, no. 5, pp. 694-703, Sept. 1987.
- [398] P. M. Lin and Y. S. Elcherif, "Analogue Circuits Fault Dictionary New Approaches and Implementation," *International Journal of Circuit Theory and Applications*, vol. 13, no. 2, pp. 149-172, Apr. 1985.

[399] Q. Lin, "Efficient Techniques for a Transitive Closure-Based Test Generation Algorithm," Master's thesis, Rutgers University, ECE Dept., Jan. 1996.

- [400] W. M. Lindermeir, "Design of Robust Test Criteria in Analog Testing," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1996, pp. 604-611.
- [401] W. M. Lindermeir, H. E. Graeb, and K. J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1995, pp. 620-626.
- [402] A. Lioy and M. Mezzalama, "On Parameters Affecting ATPG Performance," in *Proc.* of the CompEuro '87, May 1987, pp. 394–397.
- [403] A. Lioy, P. L. Montessoro, and S. Gai, "A Complexity Analysis of Sequential ATPG," in Proc. of the International Symp. on Circuits and Systems, May 1989, pp. 1946-1949.
- [404] C.-Y. Lo, H. N. Nham, and A. K. Bose, "Algorithms for an Advanced Fault Simulation System in MOTIS," *IEEE Trans. on Computer-Aided Design*, vol. CAD-6, no. 2, pp. 232–240, Mar. 1987.
- [405] K. Lofstrom, "A Demonstration IC for the P1149.4 Mixed-Signal Test Standard," in Proc. of the International Test Conf., Oct. 1996, pp. 92-98.
- [406] K. Lofstrom, "Early Capture for Boundary Scan Timing Measurements," in Proc. of the International Test Conf., Oct. 1996, pp. 417-422.
- [407] LTX Corporation, en Vision++ Programming Manual, 2000. Software Release 10.4.0.
- [408] H.-K. T. Ma, S. Devadas, A. R. Newton, and A. Sangiovanni-Vincentelli, "Test Generation for Sequential Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 7, no. 10, pp. 1081–1093, Oct. 1988.
- [409] H.-K. T. Ma, S. Devadas, A. Sangiovanni-Vincentelli, and R. Wei, "Logic Verification Algorithms and their Parallel Implementation," in *Proc. of the 24th Design Automation Conf.*, June-July 1987, pp. 283-290.
- [410] H.-K. T. Ma, S. Devadas, A. Sangiovanni-Vincentelli, and R. Wei, "Logic Verification Algorithms and their Parallel Implementation," *IEEE Trans. on Computer-Aided Design*, vol. 8, no. 2, pp. 181–189, Feb. 1989.
- [411] M. Mahoney, "Automated Measurement of 12 to 16-Bit Converters," in *Proc. of the International Test Conf.*, Oct. 1981, pp. 319-327.
- [412] M. Mahoney, DSP-Based Testing of Analog and Mixed-Signal Circuits. Los Alamitos, California: IEEE Computer Society Press, 1987.
- [413] A. K. Majhi, Algorithms for Test Generation and Fault Simulation of Path Delay Faults in Logic Circuits. PhD thesis, Indian Institute of Science, Bangalore, India, Jan. 1996.
- [414] A. K. Majhi, J. Jacob, L. M. Patnaik, and V. D. Agrawal, "On Test Coverage of Path Delay Faults," in Proc. of the 9th International Conf. on VLSI Design, Jan. 1996, pp. 418-421.
- [415] S. Majumder, V. D. Agrawal, and M. L. Bushnell, "On Delay-Untestable Paths and Stuck-Fault Redundancy," in Proc. of the 16th VLSI Test Symp., Apr. 1998, pp. 194– 199
- [416] Y. K. Malaiya and R. Narayanaswamy, "Modeling and Testing for Timing Faults in Synchronous Sequential Circuits," *IEEE Design & Test of Computers*, vol. 1, no. 4, pp. 62-74, Nov. 1984.
- [417] Y. K. Malaiya and R. Rajsuman, Bridging Faults and IDDQ Testing. Los Alamitos, California: IEEE Computer Society Press, 1992.

[418] Y. K. Malaiya and S. Y. H. Su, "A New Fault Model and Testing Technique for CMOS Devices," in *Proc. of the International Test Conf.*, Nov. 1982, pp. 25–34.

- [419] S. Mallela and S. Wu, "A Sequential Circuit Test Generation System," in *Proc. of the International Test Conf.*, Nov. 1985, pp. 57-61.
- [420] W. Maly, "Modeling of Lithography-Related Yield Losses for CAD of VLSI Circuits," *IEEE Trans. on Computer-Aided Design*, vol. CAD-4, no. 3, pp. 166-177, July 1985.
- [421] W. Maly, "Design Methodology for Defect Tolerant Integrated Circuits," in *Proc. of the Custom Integrated Circuits Conf.*, May 1988, pp. 27.5.1–27.5.4.
- [422] W. Maly, P. K. Nag, and P. Nigh, "Testing Oriented Analysis of CMOS ICs with Opens," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1988, pp. 344-347.
- [423] W. Maly and P. Nigh, "Built-In Current Testing of Integrated Circuits." U.S. Patent No. 5,025,344, June, 1991.
- [424] W. Maly and P. Nigh, "Built-In Current Testing: Feasibility Study," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1988, pp. 340-343.
- [425] W. Maly and P. Nigh, "Built-In Current Testing for VLSI Circuits," in *Proc. of the SRC TECHCON '88 Conf.*, Semiconductor Research Corp., Oct. 1988, pp. 149–152.
- [426] W. Maly and M. Patyra, "Design of ICs Applying Built-In Current Testing," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 111-120, Dec. 1992.
- [427] W. Maly and M. Patyra, "Design of ICs Applying Built-In Current Testing," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 3, pp. 425-428, Mar. 1992.
- [428] W. Mao and R. K. Gulati, "QUIETEST: A Methodology for Selecting I_{DDQ} Test Vectors," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 349-357, Dec. 1992.
- [429] M. Marinescu, "Simple and Efficient Algorithms for Functional RAM Testing," in *Proc. of the International Test Conf.*, Nov. 1982, pp. 236-239.
- [430] E. J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, "A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," in *Proc. of the International Test Conf.*, Oct. 1998, pp. 284-293.
- [431] M. J. Marlett and J. A. Abraham, "DC_IATP An Iterative Analog Circuit Test Generation Program for Generating DC Single Pattern Tests," in Proc. of the International Test Conf., Sept. 1988, pp. 839-844.
- [432] R. A. Marlett, "EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits," in Proc. of the 15th Design Automation Conf., June 1978, pp. 335-339.
- [433] R. A. Marlett, "An Effective Test Generation System for Sequential Circuits," in *Proc.* of the 23rd Design Automation Conf., June-July 1986, pp. 250-256.
- [434] MathWorks, Inc., Natick, Massachusetts, MATLAB Computing Software Products. See website: http://www.mathworks.com.
- [435] J. S. Matos, A. C. Leao, and J. C. Ferreira, "Control and Observation of Analog Nodes in Mixed-Signal Boards," in *Proc. of the International Test Conf.*, Oct. 1993, pp. 323-331.
- [436] C. M. Maunder and R. E. Tulloss, *The Test Access Port and Boundary Scan Architecture*. Los Alamitos, California: IEEE Computer Society Press, Sept. 1990.
- [437] P. C. Maxwell and R. C. Aitken, "I_{DDQ} Testing as a Component of a Test Suite: The Need for Several Fault Coverage Metrics," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 305-316, Dec. 1992.

[438] P. C. Maxwell, R. C. Aitken, R. Kollitz, and A. C. Brown, "IDDQ and AC Scan: The War Against Unmodelled Defects," in *Proc. of the International Test Conf.*, Oct. 1996, pp. 250–258.

- [439] P. C. Maxwell and J. R. Rearick, "A Simulation-Based Method for Estimating Defect-Free I_{DDQ} ," in *Proc. of the IEEE International Workshop on I_{DDQ} Testing*, Nov. 1997, pp. 80–84.
- [440] P. C. Maxwell and J. R. Rearick, "Estimation of Defect-Free I_{DDQ} in Submicron Circuits Using Switch Level Simulation," in Proc. of the International Test Conf., Oct. 1998, pp. 882-889.
- [441] P. Mazumder, "An Efficient Design of Embedded Memories and their Testability Analysis using Markov Chains," in Proc. of the Int'l. Conf. on Wafer Scale Integration, Jan. 1989, pp. 389-400.
- [442] P. Mazumder and K. Chakraborty, Testing and Testable Design of High-Density Random-Access Memories. Boston: Kluwer Academic Publishers, 1996.
- [443] P. Mazumder and J. H. Patel, "An Efficient Built-In Self-Testing for Random Access Memory," in Proc. of the International Test Conf., Sept. 1987, pp. 1072-1077.
- [444] P. Mazumder and J. H. Patel, "Parallel Testing for Pattern-Sensitive Faults in Semi-conductor Random-Access Memories," *IEEE Trans. on Computers*, vol. C-38, no. 3, pp. 394-407, Mar. 1989.
- [445] P. Mazumder and E. M. Rudnick, Genetic Algorithms for VLSI Design, Layout, and Test Automation. Upper Saddle River, New Jersey: Prentice-Hall, 1999.
- [446] W. J. McCalla, Fundamentals of Computer-Aided Circuit Simulation. Boston: Kluwer Academic Publishers, 1988.
- [447] E. J. McCluskey, "Verification Testing A Pseudo-Exhaustive Test Technique," *IEEE Trans. on Computers*, vol. C-33, no. 6, pp. 541–546, June 1984.
- [448] E. J. McCluskey and S. Bozorgui-Nesbat, "Design for Autonomous Test," *IEEE Trans. on Circuits and Systems*, vol. CAS-28, no. 11, pp. 1070-1079, Nov. 1981.
- [449] E. J. McCluskey and F. W. Clegg, "Fault Equivalence in Combinational Logic Networks," *IEEE Trans. on Computers*, vol. C-20, no. 11, pp. 1286-1293, Nov. 1971.
- [450] S. D. McEuen, " I_{DDQ} Benefits," in Proc. of the 17th VLSI Test Symp., Apr. 1991, pp. 258–290.
- [451] S. D. McEuen, "Reliability Benefits of I_{DDQ} ," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 328–335, Dec. 1992.
- [452] P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design. Boston: Kluwer Academic Publisher, 1991.
- [453] K. L. McMillan, Symbolic Model Checking. Boston: Kluwer Academic Publishers, 1993.
- [454] M. G. McNamer, S. C. Roy, and H. T. Nagle, "Statistical Fault Sampling," IEEE Trans. on Industrial Electronics, vol. 36, no. 2, pp. 141-150, May 1989.
- [455] R. F. M. Meershoek, "Functional and I_{DDQ} Testing on a Static RAM," TUD Report 1-68340-28(1990)04, Dept. of Electrical Eng., Delft University of Technology, Delft, The Netherlands, 1990.
- [456] R. F. M. Meershoek, B. Verhelst, R. McInerney, and L. Thijssen, "Functional and IDDQ Testing on a Static RAM," in Proc. of the International Test Conf., Sept. 1990, pp. 929-937.
- [457] A. Meixner and W. Maly, "Fault Modeling for the Testing of Mixed Integrated Circuits," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 564-572.

[458] P. R. Menon and S. G. Chappell, "Deductive Fault Simulation with Functional Blocks," *IEEE Trans. on Computers*, vol. C-27, no. 8, pp. 689-695, Aug. 1978.

- [459] P. R. Menon, Y. H. Levendel, and M. Abramovici, "Critical Path Tracing in Sequential Circuits," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1988, pp. 162-165.
- [460] P. R. Menon, Y. H. Levendel, and M. Abramovici, "SCRIPT: A Critical Path Tracing Algorithm for Synchronous Sequential Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 10, no. 6, pp. 738-747, June 1991.
- [461] Meta-Software, Inc., HSPICE User's Manual: H8801, 1988.
- [462] W. Meyer and R. Camposano, "Active Timing Multilevel Fault-Simulation with Switch-Level Accuracy," *IEEE Trans. on Computer-Aided Design*, vol. 14, no. 10, pp. 1241–1256, Oct. 1995.
- [463] A. Miczo, Digital Logic Testing and Simulation. New York: Harper & Row, 1986.
- [464] L. Milor and A. L. Sangiovanni-Vincentelli, "Optimal Test Set Design for Analog Circuits," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1990, pp. 294-297.
- [465] L. Milor and A. L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 13, no. 6, pp. 796–813, June 1994.
- [466] L. Milor and V. Visvanathan, "Detection of Catastrophic Faults in Analog Integrated Circuits," IEEE Trans. on Computer-Aided Design, vol. CAD-8, no. 2, pp. 114-130, Feb. 1989.
- [467] H. B. Min, H. A. Luh, and W. A. Rogers, "Hierarchical Test Pattern Generation: A Cost Model and Implementation," *IEEE Trans. on Computer-Aided Design*, vol. 12, no. 7, pp. 1029-1039, July 1993.
- [468] H. B. Min and W. A. Rogers, "A Test Methodology for Finite State Machines using Partial Scan Design," *Journal of Electronic Testing: Theory and Applications*, vol. 3, no. 2, pp. 127-137, May 1992.
- [469] S. Mir, M. Lubaszewski, and B. Courtois, "Fault-Based ATPG for Linear Analog Circuits with Minimal Size Multifrequency Test Sets," *Journal of Electronic Testing:* Theory and Applications, vol. 9, no. 1/2, pp. 43-57, Aug./Oct. 1996.
- [470] S. Mir, M. Lubaszewski, and B. Courtois, "Fault-Based ATPG for Linear Analogue Circuits with Minimal Size Multifrequency Test Sets," *Journal of Electronic Testing: Theory and Applications*, vol. 9, no. 1/2, pp. 43–57, Aug./Oct. 1996.
- [471] S. Mir, M. Lubaszewski, V. Kolarik, and B. Courtois, "Optimal ATPG for Analogue Built-In Self-Test and Fault Diagnosis," in *Proc. of the IEEE International Mixed-Signal Test Workshop*, June 1995, pp. 80-85.
- [472] R. L. Mitchell, Engineering Economics. Chichester, UK: John Wiley & Sons, Inc., 1980.
- [473] Y. Miura, "Real-Time Current Testing for A/D Converters," *IEEE Design & Test of Computers*, vol. 13, no. 2, pp. 34–41, summer 1996.
- [474] P. R. Moorby, "Fault Simulation Using Parallel Value Lists," in *Proc. of the International Conf. on Computer-Aided Design*, Sept. 1983, pp. 101-102.
- [475] G. E. Moore, "MOS Transistors as Individual Devices and in Integrated Arrays," in *Proc. of the National Electronics Conf.*, Oct. 1965, pp. 25-30.
- [476] G. E. Moore, "Trends in Silicon Device Technology," in Int'l. Electron Devices Meeting, 1969. Keynote Address.

[477] G. E. Moore, "Progress in Digital Integrated Electronics," in *Proc. of the Int'l. Electron Device Meeting*, Dec. 1975, pp. 11-13. Moore's Law.

- [478] G. E. Moore, "Lithography and the Future of Moore's Law," in Proc. of the Society of Photo-Optical Instrumentation Engineers (SPIE), (Santa Clara, CA), Feb. 1995, pp. 2-17.
- [479] B. T. Murphy, "Cost-Size Optima of Monolithic Integrated Circuits," Proc. of the IEEE, vol. 52, no. 12, pp. 1537-1545, Dec. 1964.
- [480] J. D. Musa, A. Iannino, and K. Okumoto, Software Reliability Measurement, Prediction, Application. New York: McGraw-Hill, 1987.
- [481] P. Muth, "A Nine-Valued Circuit Model for Test Generation," IEEE Trans. on Computers, vol. C-25, no. 6, pp. 630-636, June 1976.
- [482] B. Nadeau-Dostie, editor, Design for At-Speed Test, Diagnosis and Measurement. Boston: Kluwer Academic Publishers, 2000.
- [483] B. Nadeau-Dostie, A. Silburt, and V. K. Agarwal, "Serial Interfacing for Embedded-Memory Testing," IEEE Design & Test of Computers, vol. 7, no. 2, pp. 52-63, Apr. 1990.
- [484] L. W. Nagel, "SPICE2, A Computer Program to Simulate Semiconductor Circuits," Technical Report ERL Memorandum ERL-M520, U. of California, Electronics Research Laboratory, Berkeley, California, May 1975. PhD Dissertation, Dept. of EECS.
- [485] L. W. Nagel and D. O. Pederson, "SPICE Simulation Program with Integrated Circuit Emphasis," Memo ERL-M382, EECS Dept., University of California, Berkeley, Apr. 1973.
- [486] L. W. Nagel and R. Rohrer, "Computer Analysis of Nonlinear Circuits Excluding Radiation (CANCER)," IEEE Journal of Solid-State Circuits, vol. 6, no. 4, pp. 166– 182, Aug. 1971.
- [487] N. Nagi, A. Chatterjee, and J. A. Abraham, "DRAFTS: Discretized Analog Circuit Fault Simulator," in Proc. of the 30th Design Automation Conf., June 1993, pp. 509–514.
- [488] N. Nagi, A. Chatterjee, A. Balivada, and J. A. Abraham, "Fault-Based Automatic Test Generator for Linear Analog Circuits," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1993, pp. 88-91.
- [489] N. Nagi, A. Chatterjee, A. Balivada, and J. A. Abraham, "Efficient Multisine Testing of Analog Circuits," in Proc. of the 8th International Conf. on VLSI Design, Jan. 1995, pp. 234-238.
- [490] R. Nair, "Comments on 'An Optimal Algorithm for Testing Stuck-at Faults in Random-Access Memories'," *IEEE Trans. on Computers*, vol. C-28, no. 3, pp. 258– 261, Mar. 1979.
- [491] R. Nair, S. M. Thatte, and J. A. Abraham, "Efficient Algorithms for Testing Semi-conductor Random-Access Memories," *IEEE Trans. on Computers*, vol. C-28, no. 3, pp. 572-576, Mar. 1978.
- [492] S. Naito and M. Tsunoyama, "Fault Detection for Sequential Machines by Transition-Tours," in Proc. of the 11th International Fault-Tolerant Computing Symp., June 1981, pp. 238-243.
- [493] G. F. Nelson and W. F. Boggs, "Parametric Tests Meet The Challenge of High-Density ICs," *Electronics*, vol. 48, no. 5, pp. 108–111, Dec. 1975.
- [494] M. Nicolaidis, "An Efficient Built-In Self-Test Scheme for Functional Test of Embedded RAMs," in Proc. of the IEEE Fault Tolerant Computer Systems Conf., (University of Michigan, Ann Arbor, MI), 1985, pp. 118-123.

[495] M. Nicolaidis, "Transparent BIST for RAMs," in Proc. of the International Test Conf., Sept. 1992, pp. 598-607.

- [496] T. M. Niermann, W.-T. Cheng, and J. H. Patel, "PROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator," *IEEE Trans. on Computer-Aided Design*, vol. 11, no. 2, pp. 198–207, Feb. 1992.
- [497] T. M. Niermann and J. H. Patel, "HITEC: A Test Generation Package for Sequential Circuits," in *Proc. of the European Design Automation Conf.*, Feb. 1991, pp. 214-218.
- [498] P. Nigh, Built-In Current Testing. PhD thesis, ECE Dept., Carnegie Mellon U., Pittsburgh, Pennsylvania, 1990.
- [499] P. Nigh and W. Maly, "A Self-Testing ALU Using Built-In Current Sensing," in *Proc.* of the Custom Integrated Circuits Conf., May 1989, pp. 22.1.1-22.1.4.
- [500] P. Nigh and W. Maly, "Test Generation for Current Testing," *IEEE Design & Test of Computers*, vol. 7, no. 1, pp. 26-38, Feb. 1990.
- [501] P. Nigh, W. Needham, K. Butler, P. Maxwell, and R. Aitken, "An Experimental Study Comparing the Relative Effectiveness of Functional, Scan, I_{DDQ} , and Delay-Fault Testing," in *Proc. of the 15th VLSI Test Symp.*, April-May 1997, pp. 459–464.
- [502] P. Nigh, W. Needham, K. Butler, P. Maxwell, R. Aitken, and W. Maly, "So What Is an Optimal Test Mix? A Discussion of the SEMATECH Methods Experiment," in Proc. of the International Test Conf., Nov. 1997, pp. 1037-1038.
- [503] P. Nigh, D. Vallett, A. Patel, J. Wright, F. Motika, D. Forlenza, R. Kurtulik, and W. Chong, "Failure Analysis of Timing and IDDq-only Failures from the SEMATECH Test Methods Experiment," in *Proc. of the International Test Conf.*, Sept. 1999, pp. 1152-1161.
- [504] A. Osseiran, editor, Analog and Mixed-Signal Boundary-Scan A Guide to the IEEE 1149.4 Test Standard. Boston: Kluwer Academic Publishers, 1999.
- [505] C.-Y. Pan and K.-T. Cheng, "Pseudo-Random Testing and Signature Analysis for Mixed-Signal Circuits," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1995, pp. 102-107.
- [506] C. A. Papachristou and N. B. Sahgal, "An Improved Method for Detecting Functional Faults in Random Access Memories," *IEEE Trans. on Computers*, vol. C-34, no. 3, pp. 110-116, Mar. 1985.
- [507] E. S. Park and M. R. Mercer, "An Efficient Delay Test Generation System for Combinational Logic Circuits," IEEE Trans. on Computer-Aided Design, vol. 11, no. 7, pp. 926-938, July 1992.
- [508] K. P. Parker, "Adaptive Random Test Generation," Journal of Design Automation and Fault-Tolerant Computing, vol. 1, no. 1, pp. 62-83, Oct. 1976.
- [509] K. P. Parker, Integrating Design and Test: Using CAE Tools for ATE Programming. Los Alamitos, California: IEEE Computer Society Press, 1987.
- [510] K. P. Parker, "Observations on the 1149.x Family of Standards," in Proc. of the International Test Conf., Oct. 1994, p. 1023.
- [511] K. P. Parker, *The Boundary-Scan Handbook*. Boston: Kluwer Academic Publishers, second edition, 1998.
- [512] K. P. Parker and E. J. McCluskey, "Probabilistic Treatment of General Combinational Networks," *IEEE Trans. on Computers*, vol. C-24, no. 6, pp. 668-670, June 1975.
- [513] K. P. Parker, J. E. McDermid, and S. Oresjo, "Structure and Metrology for an Analog Testability Bus," in *Proc. of the International Test Conf.*, Oct. 1993, pp. 309–320.

[514] C. G. Parodi, V. D. Agrawal, M. L. Bushnell, and S. Wu, "A Non-Enumerative Path Delay Fault Simulator for Sequential Circuits," in *Proc. of the International Test Conf.*, Oct. 1998, pp. 934–943.

- [515] G. Parthasarathy and M. L. Bushnell, "Simultaneous Delay-Fault Built-In Self-Test and Partial-Scan Insertion." U.S. Provisional Patent App. # 98-0081, Filed March. 2, 1998
- [516] G. Parthasarathy and M. L. Bushnell, "Towards Simultaneous Delay-Fault Built-In Self-Test and Partial-Scan Insertion," in Proc. of the 16th VLSI Test Symp., Apr. 1998, pp. 210-217.
- [517] S. Pateras and J. Rajski, "Cube-Contained Random Patterns and their Application to the Complete Testing of Synthesized Multi-Level Circuits," in *Proc. of the Inter*national Test Conf., Oct. 1991, pp. 473-482.
- [518] A. Pawla and R. A. Rohrer, "Band-Faults: Efficient Approximations to Fault Bands for the Simulation before Fault Diagnosis of Linear Circuits," *IEEE Trans. on Circuits and Systems*, vol. 29, no. 2, pp. 81–88, Feb. 1982.
- [519] R. J. Perry, "I_{DDQ} Testing in CMOS Digital ASIC's," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 317-325, Dec. 1992.
- [520] R. J. Perry, "I_{DDQ} Testing in CMOS Digital ASIC's Putting it All Together," in Proc. of the International Test Conf., Sept. 1992, pp. 151-157.
- [521] W. W. Peterson and E. J. Weldon, Jr., Error-Correcting Codes. New York: John Wiley & Sons, Inc., 1972.
- [522] J. S. Pittman and W. C. Bruce, "Test Logic Economic Considerations in a Commercial VLSI Chip Environment," in *Proc. of the International Test Conf.*, Oct. 1984, pp. 31–39.
- [523] J. F. Poage, "Derivation of Optimum Tests to Detect Faults in Combinational Circuits," in *Proc. of the Symp. on Mathematical Theory of Automata*, (New York), Polytechnic Press, Apr. 1963, pp. 483–528.
- [524] I. Pomeranz, L. N. Reddy, and S. M. Reddy, "COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 12, no. 7, pp. 1040-1049, July 1993.
- [525] I. Pomeranz and S. M. Reddy, "The Multiple Observation Time Test Strategy," IEEE Trans. on Computers, vol. 41, no. 5, pp. 627-637, May 1992.
- [526] I. Pomeranz and S. M. Reddy, "An Efficient Nonenumerative Method to Estimate the Path Delay Fault Coverage in Combinational Circuits," *IEEE Trans. on Computer-Aided Design*, vol. 13, no. 2, pp. 240-250, Feb. 1994.
- [527] I. Pomeranz and S. M. Reddy, "On Identifying Undetectable and Redundant Faults in Synchronous Sequential Circuits," in *Proc. of the 12th VLSI Test Symp.*, Apr. 1994, pp. 8-14.
- [528] D. K. Pradhan and K. Son, "The Effect of Untestable Faults in PLAs and a Design for Testability," in *Proc. of the International Test Conf.*, Nov. 1980, pp. 359–367.
- [529] R. P. Prasad, Surface Mount Technology Principles and Practice. New York: Van Nostrand Reinhold, 1989.
- [530] G. R. Putzolu and J. P. Roth, "A Heuristic Algorithm for the Testing of Asynchronous Circuits," *IEEE Trans. on Computers*, vol. C-20, no. 6, pp. 639-647, June 1971.
- [531] J. Rajski and H. Cox, "A Method to Calculate Necessary Assignments in Algorithmic Test Pattern Generation," in Proc. of the International Test Conf., Aug. 1990, pp. 25-34.

[532] J. Rajski and J. Tyszer, Arithmetic Built-In Self-Test for Embedded Systems. Upper Saddle River, New Jersey: Prentice-Hall, 1998.

- [533] R. Ramadoss and M. Bushnell, "Test Generation for Mixed-Signal Devices using Signal Flow Graphs," in *Proc. of the 9th International Conf. on VLSI Design*, Jan. 1996, pp. 242–248.
- [534] R. Ramadoss and M. Bushnell, "Test Generation for Mixed-Signal Devices using Signal Flow Graphs," *Journal of Electronic Testing: Theory and Applications*, vol. 14, no. 3, pp. 189–205, June 1999.
- [535] M. J. Raposa, "Dual-Port Static RAM Testing," in Proc. of the International Test Conf., Sept. 1988, pp. 362-368.
- [536] I. M. Ratiu, "VICTOR: A Fast VLSI Testability Analysis Program," in Proc. of the International Test Conf., Nov. 1982, pp. 397-401.
- [537] B. Rayner, "Market Driven Quality: IBM's Six Sigma Crusade," *Electronic Business*, vol. 16, no. 19, pp. 68–76, Oct. 1990.
- [538] M. K. Reddy, S. M. Reddy, and P. Agrawal, "Transistor Level Test Generation for MOS Circuits," in Proc. of the 22nd Design Automation Conf., June 1985, pp. 825– 828.
- [539] S. M. Reddy, C. J. Lin, and S. Patil, "An Automatic Test Pattern Generator for the Detection of Path Delay Faults," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1987, pp. 284-287.
- [540] S. M. Reddy, M. K. Reddy, and V. D. Agrawal, "Robust Tests for Stuck-Open Faults in CMOS Combinational Logic Circuits," in *Proc. of the 14th International Fault-Tolerant Computing Symp.*, June 1984, pp. 44-49.
- [541] M. Renovell and G. Cambon, "Topology Dependence of Floating Gate Faults in MOS Circuits," IEEE Electronics Letters, vol. 22, no. 3, pp. 152–153, Jan. 1986.
- [542] A. Richardson, A. Bratt, I. Baturone, and J. L. Huertas, "The Application of I_{DDX} Test Strategies in Analogue and Mixed Signal ICs," in Proc. of the IEEE International Mixed-Signal Test Workshop, June 1995, pp. 206-211.
- [543] M. J. Riezenman, "Wanlass's CMOS Circuit," IEEE Spectrum, vol. 28, no. 5, p. 44, May 1991.
- [544] J. Rius and J. Figueras, "Proportional BIC Sensor for Current Testing," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 387-396, Dec. 1992.
- [545] R. Rodriguez-Montanes, J. A. Segura, V. H. Champac, J. Figueras, and J. A. Rubio, "Current vs. Logic Testing of Gate Oxide Short, Floating Gate and Bridging Failures in CMOS," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 510-519.
- [546] A. Rogers, Statistical Analysis of Spatial Dispersions. London, United Kingdom: Pion Limited, 1974.
- [547] A. L. Rosenblum and M. S. Ghausi, "Multiparameter Sensitivity in Active RC Networks," *IEEE Trans. on Circuit Theory*, vol. CT-18, no. 6, pp. 592-599, Nov. 1971.
- [548] E. Rosenfeld, "Accuracy and Repeatability with DSP Test Methods," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 788-795.
- [549] E. Rosenfeld, "Timing Generation for DSP Testing," in Proc. of the International Test Conf., Sept. 1988, pp. 755-763.
- [550] J. P. Roth, "Diagnosis of Automata Failures: A Calculus and a Method," *IBM Journal of Research and Development*, vol. 10, no. 4, pp. 278–291, July 1966.
- [551] J. P. Roth, W. G. Bouricius, and P. R. Schneider, "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits," *IEEE Trans. on Electronic Computers*, vol. EC-16, no. 5, pp. 567-580, Oct. 1967.

[552] J. S. Roychowdhury and R. C. Melville, "Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits," in Proc. of the 33rd Design Automation Conf., June 1996, pp. 286-291.

- [553] E. M. Rudnick, J. H. Patel, G. S. Greenstein, and T. M. Niermann, "A Genetic Algorithm Framework for Test Generation," *IEEE Trans. on Computer-Aided Design*, vol. 16, no. 9, pp. 1034-1044, Sept. 1997.
- [554] R. Russell, "A Method of Extending an 1149.1 Bus for Mixed-Signal Testing," in *Proc.* of the International Test Conf., Oct. 1996, pp. 410-416.
- [555] R. A. Rutman, "Fault-Detection Test Generation for Sequential Logic by Heuristic Tree Search," Technical Report TP-72-11-4, U. of Southern California, Dept. of EE-Systems, Los Angeles, California, Feb. 1972.
- [556] D. G. Saab, Y. G. Saab, and J. A. Abraham, "Automatic Test Vector Cultivation for Sequential VLSI Circuits Using Genetic Algorithms," *IEEE Trans. on Computer-Aided Design*, vol. 15, no. 10, pp. 1278-1285, Oct. 1996.
- [557] M. Sachdev, Defect Oriented Testing for CMOS Analog and Digital Circuits. Boston: Kluwer Academic Publishers, 1998.
- [558] K. K. Saluja and K. Kinoshita, "Test Pattern Generation for API Faults in RAM," *IEEE Trans. on Computers*, vol. C-34, no. 3, pp. 284-287, Mar. 1985.
- [559] K. K. Saluja, S. H. Sng, and K. Kinoshita, "Built-In Self-Testing RAM: A Practical Alternative," *IEEE Design & Test of Computers*, vol. 4, no. 1, pp. 42–51, Feb. 1987.
- [560] P. A. Samuelson, Economics, An Introductory Analysis. New York: McGraw-Hill, 1976.
- [561] Y. Savaria, M. Yousef, B. Kaminska, and M. Koudil, "Automatic Test Point Insertion for Pseudo-Random Testing," in *Proc. of the International Symp. on Circuits and Systems*, June 1991, pp. 1960–1963.
- [562] J. Savir, "Syndrome-Testable Design of Combinational Circuits," *IEEE Trans. on Computers*, vol. C-29, no. 6, pp. 442-451, June 1980.
- [563] J. Savir, "Good Controllability and Good Observability do not Guarantee Good Testability," *IEEE Trans. on Computers*, vol. C-32, pp. 1198–1200, Dec. 1983.
- [564] J. Savir, "Skewed-Load Transition Test: Part I, Calculus," in Proc. of the International Test Conf., Oct. 1992, pp. 705-713.
- [565] J. Savir, "Skewed-Load Transition Test: Part II, Coverage," in Proc. of the International Test Conf., Oct. 1992, pp. 714-722.
- [566] J. Savir, "On Broad-Side Delay Testing," in Proc. of the 12th VLSI Test Symp., Apr. 1994, pp. 284–290.
- [567] J. Savir and P. H. Bardell, "On Random Pattern Test Length," IEEE Trans. on Computers, vol. C-33, no. 6, pp. 467-474, June 1984.
- [568] J. Savir, G. S. Ditlow, and P. H. Bardell, "Random Pattern Testability," IEEE Trans. on Computers, vol. C-33, no. 1, pp. 79-90, Jan. 1984.
- [569] D. R. Schertz and G. Metze, "A New Representation for Faults in Combinational Digital Circuits," IEEE Trans. on Computers, vol. C-1, no. 8, pp. 858-866, Aug. 1972.
- [570] P. R. Schneider, "On the Necessity to Examine D-Chains in Diagnostic Test Generation An Example," IBM Journal of Research and Development, vol. 10, no. 1, p. 114, Jan. 1967.
- [571] H. D. Schnurmann, E. Lindbloom, and R. G. Carpenter, "The Weighted Random Test Pattern Generator," *IEEE Trans. on Computers*, vol. C-24, no. 7, pp. 695-700, July 1975.

[572] L. Schrage, LINDO User's Manual, 4th edition. Linear and Quadratic Programming with LINDO.

- [573] D. M. Schuler, E. G. Ulrich, T. E. Baker, and S. P. Bryant, "Random Test Generation Using Concurrent Logic Simulation," in *Proc. of the 12th Design Automation Conf.*, June 1975, pp. 261–267.
- [574] M. H. Schulz and E. Auth, "Advanced Automatic Test Pattern Generation and Redundancy Identification Techniques," in *Proc. of the International Fault-Tolerant Computing Symp.*, June 1988, pp. 30-35.
- [575] M. H. Schulz and E. Auth, "ESSENTIAL: An Efficient Self-Learning Test Pattern Generation Algorithm for Sequential Circuits," in Proc. of the International Test Conf., Aug. 1989, pp. 28-37.
- [576] M. H. Schulz and E. Auth, "Improved Deterministic Test Pattern Generation with Applications to Redundancy Identification," *IEEE Trans. on Computer-Aided Design*, vol. 8, no. 7, pp. 811-816, July 1989.
- [577] M. H. Schulz, E. Trischler, and T. M. Serfert, "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System," *IEEE Trans. on Computer-Aided Design*, vol. CAD-7, no. 1, pp. 126-137, Jan. 1988.
- [578] M. D. Schuster and R. E. Bryant, "Concurrent Fault Simulation of Digital MOS Circuits," in P. Penfield, Jr., editor, Proc. of the Conf. on Advanced Research in VLSI, Jan. 1984, pp. 129-138.
- [579] J. Segura and A. Rubio, "GOS Defects in SRAM: Fault Modeling and Testing Possibilites," in *IEEE Int'l. Workshop on Memory Technology, Design, and Testing*, Aug. 1994, pp. 66-71.
- [580] J. Segura and A. Rubio, "A Detailed Analysis of CMOS SRAMs with Gate Oxide Short Defects," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 10, pp. 1543–1550, Oct. 1997.
- [581] B. H. Seiss, P. M. Trouborst, and M. H. Schulz, "Test Point Insertion for Scan-Based BIST," in *Proc. of the European Test Conf.*, Apr. 1991, pp. 253-262.
- [582] F. F. Sellers, M. Y. Hsiao, and L. W. Bearnson, "Analyzing Errors with the Boolean Difference," *IEEE Trans. on Computers*, vol. C-17, no. 7, pp. 676-683, July 1968.
- [583] F. F. Sellers Jr., M.-Y. Hsiao, and L. W. Bearnson, Error Detecting Logic for Digital Computers. New York: McGraw-Hill, 1968.
- [584] Semiconductor Industry Assoc., The National Technology Roadmap for Semiconductors. 181 Metro Drive, Ste. 450, San Jose, California 95110: Semiconductor Industry Association, 1997.
- [585] M. Serra, T. Slater, J. C. Muzio, and D. M. Miller, "The Analysis of One-Dimensional Linear Cellular Automata and their Aliasing Properties," *IEEE Trans. on Computer-Aided Design*, vol. CAD-9, no. 7, pp. 767-778, July 1990.
- [586] S. Seshu, "On an Improved Diagnosis Program," IEEE Trans. on Electronic Computers, vol. EC-14, no. 1, pp. 76–79, Feb. 1965.
- [587] S. Seshu and D. N. Freeman, "The Diagnosis of Asynchronous Sequential Switching Systems," IRE Trans. on Electronic Computers, vol. EC-11, Aug. 1962.
- [588] S. C. Seth and V. D. Agrawal, "Characterizing the LSI Yield from Chip Test Data," in Proc. of the International Conf. on Circuits and Computers, Sept. 1982, pp. 556-559.
- [589] S. C. Seth and V. D. Agrawal, "Characterizing the LSI Yield from Wafer Test Data," *IEEE Trans. on Computer-Aided Design*, vol. CAD-3, no. 2, pp. 123-126, Apr. 1984.

[590] S. C. Seth and V. D. Agrawal, "A New Model for Computation of Probabilistic Testability in Combinational Circuits," *Integration, the VLSI Journal*, vol. 7, no. 1, pp. 49-75, Apr. 1989.

- [591] S. C. Seth, V. D. Agrawal, and H. Farhat, "A Statistical Theory of Digital Circuit Testability," *IEEE Trans. on Computers*, vol. C-39, no. 4, pp. 582-586, Apr. 1990.
- [592] S. C. Seth, L. Pan, and V. D. Agrawal, "PREDICT Probabilistic Estimation of Digital Circuit Testability," in Proc. of the International Fault-Tolerant Computing Symp., June 1985, pp. 220-225.
- [593] I. P. Shaik and M. L. Bushnell, "A Graph Approach to DFT Hardware Placement for Robust Delay Fault BIST," in Proc. of the 8th International Conf. on VLSI Design, Jan. 1995, pp. 177-182.
- [594] I. P. Shaik and M. L. Bushnell, "Circuit Design for Low Overhead Delay Fault BIST Using Constrained Quadratic 0-1 Programming," in Proc. of the 13th VLSI Test Symp., April-May 1995, pp. 393-399.
- [595] C. E. Shannon, "Communication in the Presence of Noise," Proc. of the Institute of Radio Engineers, vol. 37, no. 1, pp. 10-21, July 1949.
- [596] J. P. Shen, W. Maly, and F. J. Ferguson, "Inductive Fault Analysis of MOS Integrated Circuits," *IEEE Design & Test of Computers*, vol. 2, no. 6, pp. 13-26, Dec. 1985.
- [597] J. W. Sheppard and W. R. Simpson, Research Perspectives and Case Studies in System Test and Diagnosis. Boston: Kluwer Academic Publishers, 1998.
- [598] N. A. Sherwani, Algorithms for VLSI Physical Design Automation. Boston: Kluwer Academic Publishers, 1993.
- [599] N. A. Sherwani, S. Bhingarde, and A. Panyam, Routing in the Third Dimension. New York: IEEE Press, 1995.
- [600] C.-J. Shi, Analog and Mixed-Signal Test, pp. 55-92. Upper Saddle River, New Jersey: Prentice-Hall, 1998. Editor: B. Vinnakota.
- [601] C.-J. Shi and M. W. Tian, "Automated Test Generation for Linear(ized) Analog Circuits under Parameter Variations," in Proc. of the Asian Pacific Design Automation Conf. '98, Feb. 1998, pp. 501-506.
- [602] C.-J. Shi and M. W. Tian, "Simulation and Sensitivity of Linear Analog Circuits under Parameter Variations by Robust Interval Analysis," ACM Transactions on Design Automation of Electronic Systems, vol. 4, no. 5, pp. 280-312, July 1999.
- [603] J. Sienicki, Algorithms and Models for Distributed Test Generation. PhD thesis, ECE Department, Rutgers University, New Brunswick, New Jersey, Oct. 1995.
- [604] D. P. Siewiorek and R. S. Schwartz, The Theory and Practice of Reliable System Design. Bedford, Massachusetts: Digital Press, Digital Equipment Corp., 1982.
- [605] J. P. M. Silva and K. A. Sakallah, "Grasp A New Search Algorithm for Satisfiability," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1996, pp. 220-227.
- [606] W. R. Simpson and J. W. Sheppard, System Test and Diagnosis. Boston: Kluwer Academic Publishers, 1994.
- [607] G. Singer, "Current Trends and Future Directions in Test and DFT," in Proc. of the 15th VLSI Test Symp., April-May 1997, p. xxx. Keynote Address.
- [608] M. Sivaraman and A. J. Strojwas, A Unified Approach for Timing Verification and Delay Fault Testing. Boston: Kluwer Academic Publisher, 1998.
- [609] M. Slamani and B. Kaminska, "Analog Circuit Fault Diagnosis Based on Sensitivity Computation and Fault Testing," *IEEE Design & Test of Computers*, vol. 9, no. 1, pp. 30-39, Mar. 1992.

[610] M. Slamani and B. Kaminska, "Testing Analog Circuits by Sensitivity Computation," in *Proc. of the European Design Automation Conf.*, Feb. 1992, pp. 532–537.

- [611] G. L. Smith, "Model for Delay Faults Based Upon Paths," in Proc. of the International Test Conf., Nov. 1985, pp. 342–349.
- [612] J. E. Smith, "Measure of the Effectiveness of Fault Signature Analysis," IEEE Trans. on Computers, vol. C-29, pp. 510-514, June 1980.
- [613] T. J. Snethen, "Simulator-Oriented Fault Test Generator," in Proc. of the 14th Design Automation Conf., June 1977, pp. 88-93.
- [614] J. M. Soden, R. R. Fritzemeier, and C. F. Hawkins, "Zero-Defect or Zero Stuck-At Faults - CMOS IC Process Improvement with I_{DDQ}," in Proc. of the International Test Conf., Sept. 1990, pp. 255-256.
- [615] J. M. Soden and C. F. Hawkins, "Reliability of CMOS ICs with Gate Oxide Shorts," Semiconductor International, vol. 10, no. 6, pp. 240-245, May 1987.
- [616] J. M. Soden and C. F. Hawkins, "Electrical Properties and Detection Methods for CMOS IC Defects," in *Proc. of the European Test Conf.*, Apr. 1989, pp. 159-167.
- [617] J. M. Soden, C. F. Hawkins, R. K. Gulati, and W. Mao, "IDDQ Testing: A Review," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 5-17, Dec. 1992.
- [618] J. M. Soden, R. K. Treece, M. R. Taylor, and C. F. Hawkins, "CMOS IC Stuck-Open Fault Electrical Effects and Design Considerations," in *Proc. of the International Test* Conf., Aug. 1989, pp. 423-430.
- [619] M. Soma, "A Design-for-Test Methodology for Active Analog Filters," in Proc. of the International Test Conf., Sept. 1990, pp. 183-192.
- [620] M. Soma, "Fault Coverage of DC Parametric Tests for Embedded Analog Amplifiers," in Proc. of the International Test Conf., Oct. 1993, pp. 566-573.
- [621] M. Soma, "Automatic Test Generation Algorithms for Analogue Circuits," *IEE Proceedings G: Circuits and Devices*, vol. 143, no. 6, pp. 366–373, Dec. 1996.
- [622] M. Soma and V. Kolarik, "A Design-for-Test Technique for Switched-Capacitor Filters," in *Proc. of the 12th VLSI Test Symp.*, Apr. 1994, pp. 42–47.
- [623] S. S. Somayajula, E. Sanchez-Sinencio, and J. P. de Gyvez, "A Power Supply Ramping and Current Measurement Based Technique for Analog Fault Diagnosis," in *Proc. of the 12th VLSI Test Symp.*, Apr. 1994, pp. 234–239.
- [624] S. S. Somayajula, E. Sanchez-Sinencio, and J. P. de Gyvez, "Analog Fault Diagnosis Based on Ramping Power Supply Current Signature Clusters," *IEEE Trans. on Circuits and Systems*, vol. 43, no. 10, pp. 703–712, Oct. 1996. Part II.
- [625] K. Son, "Fault Simulation with the Parallel Value List Algorithm," VLSI Systems Design, vol. 6, no. 12, pp. 36-43, Dec. 1985.
- [626] T. M. Souders and D. R. Flach, "An NBS Calibration Service for A/D and D/A Converters," in Proc. of the International Test Conf., Oct. 1981, pp. 290-303. Electrosystems Division, National Institute of Standards, Washington, DC 20234.
- [627] T. M. Souders and G. N. Stenbakken, "A Comprehensive Approach for Modeling and Testing Analog and Mixed-Signal Devices," in *Proc. of the International Test Conf.*, Sept. 1990, pp. 169-176.
- [628] T. M. Souders and G. N. Stenbakken, "Cutting the High Cost of Testing," IEEE Spectrum, vol. 28, no. 3, pp. 48-51, Mar. 1991.
- [629] S. J. Spinks and I. M. Bell, "A Comparison of Relative Accuracy of Fault Coverage Analysis Techniques Based on Analogue Fault Simulation," in Proc. of the IEEE International Mixed-Signal Test Workshop, 1996, pp. 17-22.

[630] T. Sridhar, D. S. Ho, T. J. Powell, and S. M. Thatte, "Analysis and Simulation of Parallel Signature Analyzers," in *Proc. of the International Test Conf.*, Nov. 1982, pp. 656-661.

- [631] M. Srinivas and L. M. Patnaik, "A Simulation-Based Test Generation Scheme Using Genetic Algorithms," in Proc. of the 6th International Conf. on VLSI Design, Jan. 1993, pp. 132-135.
- [632] M. K. Srinivas, M. L. Bushnell, and V. D. Agrawal, "Flags and Algebra for Sequential Circuit VNR Path Delay Fault Test Generation," in *Proc. of the 10th International* Conf. on VLSI Design, Jan. 1997, pp. 88-94.
- [633] W. Stahnke, "Primitive Binary Polynomials," Mathematical Computation, vol. 27, no. 124, pp. 977-980, 1973.
- [634] K. Stalnaker, "Practical Test Methods for Verification of the EDRAM," in *Proc. of the International Test Conf.*, Oct. 1994, p. 362.
- [635] T. Stanion and D. Bhattacharya, "TSUNAMI: A Path Oriented Scheme for Algebraic Test Generation," in Proc. of the International Fault-Tolerant Computing Symp., June 1991, pp. 36-43.
- [636] C. H. Stapper, "On Yield, Fault Distributions, and Clustering of Particles," IBM Journal of Research and Development, vol. 30, no. 3, pp. 326-338, May 1986.
- [637] G. N. Stenbakken and T. M. Souders, "Linear Error Modeling of Analog and Mixed-Signal Devices," in Proc. of the International Test Conf., Oct. 1991, pp. 573-581.
- [638] P. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Combinational Test Generation Using Satisfiability," *IEEE Trans. on Computer-Aided Design*, vol. 15, no. 9, pp. 1167-1176, Sept. 1996.
- [639] A. K. Stevens, Introduction to Component Testing. Reading, Massachusetts: Addison-Wesley, 1986.
- [640] S. N. Stevens and P.-M. Lin, "Analysis of Piecewise-Linear Resistive Networks Using Complementary Pivot Theory," *IEEE Trans. on Circuits and Systems*, vol. 28, no. 5, pp. 429-441, May 1981.
- [641] S. Stoica, "Generating Functional Design Verification Tests," *IEEE Design & Test of Computers*, vol. 16, no. 3, pp. 53-63, July-Sept. 1999.
- [642] A. C. Stover, ATE: Automatic Test Equipment. New York: McGraw-Hill, 1984.
- [643] S. Su and R. Z. Makki, "Testing of Static Random-Access Memories by Monitoring Dynamic Power Supply Current," Journal of Electronic Testing: Theory and Applications, vol. 3, no. 3, pp. 265-278, Aug. 1992.
- [644] D. S. Suk and S. M. Reddy, "An Algorithm to Detect a Class of Pattern Sensitive Faults in Semiconductor Random Access Memories," in Proc. of the International Fault-Tolerant Computing Symp., 1979, pp. 219-225.
- [645] D. S. Suk and S. M. Reddy, "Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access Memories," *IEEE Trans. on Computers*, vol. C-29, no. 6, pp. 419-429, June 1980.
- [646] D. S. Suk and S. M. Reddy, "A March Test for Functional Faults in Semiconductor Random-Access Memories," *IEEE Trans. on Computers*, vol. C-30, no. 12, pp. 982–985, Dec. 1981.
- [647] T. G. Szymanski, "LEADOUT: A Static Timing Analyzer for MOS Circuits," in *Proc.* of the International Conf. on Computer-Aided Design, Nov. 1986, pp. 130-133.
- [648] P. Tafertshofer, A. Ganz, and M. Henftling, "A SAT-Based Implication Engine for Efficient ATPG, Equivalence Checking, and Optimization of Netlists," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1997, pp. 648-655.

[649] Y. Takamatsu and K. Kinoshita, "Extended Selection of Switching Target Faults in CONT Algorithm for Test Generation," Journal of Electronic Testing: Theory and Applications, vol. 1, no. 3, pp. 183-189, Oct. 1990.

- [650] N. Tamarapalli and J. Rajski, "Constructive Multi-Phase Test Point Insertion for Scan-Based BIST," in Proc. of the International Test Conf., Oct. 1996, pp. 649-658.
- [651] S. Tani, M. Teramoto, T. Fukazawa, and K. Matsuhiro, "Efficient Path Selection for Delay Testing Based on Path Clustering," *Journal of Electronic Testing: Theory and Applications*, vol. 15, no. 1/2, pp. 75-85, Aug. 1999.
- [652] Y. Taur, "The Incredible Shrinking Transistor," IEEE Spectrum, vol. 36, no. 7, pp. 25-29, July 1999.
- [653] G. C. Temes, "Efficient Methods of Fault Simulation," in *Proc. of the 20th Midwest Symp. on Circuits and Systems*, Aug. 1977, pp. 191-194.
- [654] N. Tendolkar, R. Molyneaux, C. Pyron, and R. Raina, "At-Speed Testing of Delay Faults for Motorola's MPC7400, a PowerPC Microprocessor," in *Proc. of the 18th VLSI* Test Symp., Apr.-May 2000, pp. 3-8.
- [655] P. A. Thaker, Register-Transfer Level Fault Modeling and Test Evaluation Technique for VLSI Circuits. PhD thesis, George Washington University, Washington, D.C., May 2000.
- [656] P. A. Thaker, V. D. Agrawal, and M. E. Zaghloul, "Validation Vector Grade (VVG): A New Coverage Metric for Validation and Test," in Proc. of the 17th VLSI Test Symp., Apr. 1999, pp. 182–188.
- [657] P. A. Thaker, V. D. Agrawal, and M. E. Zaghloul, "Register-Transfer Level Fault Modeling and Test Evaluation Technique for VLSI Circuits," in *Proc. of the International Test Conf.*, Oct. 2000.
- [658] C. W. Thatcher and R. E. Tulloss, "Towards a Test Standard for Board and System Level Mixed-Signal Interconnects," in *Proc. of the International Test Conf.*, Oct. 1993, pp. 300-308.
- [659] S. M. Thatte and J. A. Abraham, "Testing of Semiconductor Random Access Memories," in Proc. of the International Fault-Tolerant Computing Symp., June 1977, pp. 81–87.
- [660] S. M. Thatte and J. A. Abraham, "Test Generation for Microprocessors," IEEE Trans. on Computers, vol. C-29, no. 6, pp. 429-441, June 1980.
- [661] C. Thibeault, "Detection and Location of Faults and Defects Using Digital Signal Processing," in *Proc. of the 13th VLSI Test Symp.*, Apr. 1995, pp. 262-267.
- [662] C. Thibeault, "A Novel Probabilistic Approach for IC Diagnosis Based on Differential Quiescent Current Signatures," in Proc. of the 15th VLSI Test Symp., April-May 1997, pp. 80-85.
- [663] C. Thibeault, "Increasing Current Testing Resolution," in *Proc. of the IEEE International Symp. on Defect and Fault Tolerance in VLSI Systems*, 1998, pp. 126-134.
- [664] C. Thibeault, "A Histogram Based Procedure for Current Testing of Active Defects," in *Proc. of the International Test Conf.*, Sept. 1999, pp. 714-723.
- [665] C. Thibeault, "On the Comparison of ΔI_{DDQ} and I_{DDQ} Testing," in *Proc. of the 17th VLSI Test Symp.*, Apr. 1999, pp. 143–150.
- [666] C. Thibeault and L. Boisvert, "Diagnosis Method Based on Delta I_{DDQ} Probabilistic Signatures: Experimental Results," in Proc. of the International Test Conf., Oct. 1998, pp. 1019-1026.
- [667] D. E. Thomas and P. R. Moorby, *The Verilog Hardware Description Language*. Boston: Kluwer Academic Publishers, second edition, 1995.

[668] E. W. Thompson and S. A. Szygenda, "Digital Logic Simulation in a Time-Based Table-Driven Environment; Part 2. Parallel Fault Simulation," *Computer*, vol. 8, no. 3, pp. 38-49, Mar. 1975.

- [669] M. W. Tian and C.-J. Shi, "Rapid Frequency-Domain Analog Fault Simulation under Parameter Tolerances," in Proc. of the 34th Design Automation Conf., June 1997, pp. 275-280.
- [670] M. W. Tian and C.-J. Shi, "Efficient DC Fault Simulation of Nonlinear Analog Circuits," in Proc. of the Design Automation and Test in Europe Conf., Feb. 1998, pp. 899-904.
- [671] M. W. Tian and C.-J. Shi, "Nonlinear DC-Fault Simulation by One-Step Relaxation Linear Circuit Models are Sufficient for Nonlinear DC-Fault Simulation," in *Proc. of the 16th VLSI Test Symp.*, Apr. 1998, pp. 126-131.
- [672] Y. Tokunaga and J. Frosien, "High Performance Electron Beam Tester for Voltage Measurement on Unpassivated and Passivated Devices," in Proc. of the International Test Conf., Aug. 1989, pp. 917-922.
- [673] K. A. E. Totton, "Review of Built-In Self-Test Methodologies for Gate Arrays," IEE Proceedings, vol. 132, no. 2, pp. 121-129, March/April 1985. Parts E&I.
- [674] N. A. Touba and E. J. McCluskey, "Automated Logic Synthesis of Random Pattern Testable Circuits," in Proc. of the International Test Conf., Oct. 1994, pp. 174-183.
- [675] N. A. Touba and E. J. McCluskey, "Transformed Pseudo-Random Patterns for BIST," in Proc. of the 13th VLSI Test Symp., April-May 1995, pp. 410-416.
- [676] N. A. Touba and E. J. McCluskey, "Test Point Insertion Based on Path Tracing," in Proc. of the 14th VLSI Test Symp., April-May 1996, pp. 2-8.
- [677] K. S. Trivedi, Probability and Statistics with Reliability, Queuing and Computer Science Applications. Englewood-Cliffs, New Jersey: Prentice-Hall, 1982.
- [678] K.-H. Tsai, S. Hellebrand, J. Rajski, and M. Marek-Sadowska, "STARBIST: Scan Autocorrelated Random Pattern Generation," in Proc. of the 34th Design Automation Conf., June 1997, pp. 472-477.
- [679] S.-J. Tsai, "Test Vector Generation for Linear Analog Devices," in *Proc. of the International Test Conf.*, Oct. 1991, pp. 592-597.
- [680] R. R. Tummala and E. J. Rymaszewski, editors, Microelectronics Packaging Handbook. New York: Van Nostrand Reinhold, 1989. Page 677.
- [681] J. G. Udell Jr., "Test Set Generation for Pseudo-Exhaustive BIST," in Proc. of the International Conf. on Computer-Aided Design, Nov. 1986, pp. 52-55.
- [682] J. G. Udell Jr. and E. J. McCluskey, "Partial Hardware Partitioning: A New Pseudo-Exhaustive Test Implementation," in *Proc. of the International Test Conf.*, Sept. 1988, p. 1000.
- [683] E. G. Ulrich, "Exclusive Simulation of Activity in Digital Networks," Communications of the ACM, vol. 12, no. 2, pp. 102–110, Feb. 1969.
- [684] E. G. Ulrich, V. D. Agrawal, and J. H. Arabian, Concurrent and Comparative Discrete Event Simulation. Boston: Kluwer Academic Publishers, 1994.
- [685] E. G. Ulrich and T. Baker, "Concurrent Simulation of Nearly Identical Digital Networks," Computer, vol. 7, pp. 39-44, Apr. 1974.
- [686] S. H. Unger, Asynchronous Sequential Switching Circuits. New York: Wiley-Interscience, 1969.
- [687] D. van Campenhout, H. Al-Asaad, J. P. Hayes, T. Mudge, and R. B. Brown, "High-Level Design Verification of Microprocessors via Error Modeling," ACM Trans. on Design Automation of Electronic Systems (TODAES), vol. 3, pp. 581-599, Oct. 1998.

[688] A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice. Chichester, UK: John Wiley & Sons, Inc., 1991.

- [689] A. J. van de Goor and C. A. Verruijt, "An Overview of Deterministic Functional RAM Chip Testing," ACM Computing Surveys, vol. 22, no. 1, pp. 5-33, Mar. 1990.
- [690] J. T. van der Linden, Automatic Test Pattern Generation of Three-State Circuits. PhD thesis, Technical University of Delft, Delft, The Netherlands, May 1996.
- [691] J. van Sas, F. Catthoor, and H. D. Man, "Cellular Automata-Based Self-Test for Programmable Data Paths," in Proc. of the International Test Conf., Sept. 1990, pp. 769-778.
- [692] L. Vandenberghe, B. L. D. Moor, and J. Vandewalle, "The Generalized Linear Complementarity Problem Applied to the Complete Analysis of Resistive Piecewise-Linear Circuits," IEEE Trans. on Circuits and Systems, vol. 367, no. 11, pp. 1382-1391, Nov. 1989.
- [693] D. Vazquez, J.-L. Huertas, and A. Rueda, "Reducing the Impact of DFT on the Performance of Analog Integrated Circuits: Improved sw-OPAMP Design," in Proc. of the 14th VLSI Test Symp., April-May 1996, pp. 42-47.
- [694] D. Vazquez, A. Rueda, and J.-L. Huertas, "A New Strategy for Testing Analog Filters," in Proc. of the 12th VLSI Test Symp., Apr. 1994, pp. 36-41.
- [695] D. Vazquez, A. Rueda, and J.-L. Huertas, "High Q Bandpass SC Filter with Enhanced Testability," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 7, pp. 976–986, July 1998.
- [696] D. Vazquez, A. Rueda, J.-L. Huertas, and A. M. D. Richardson, "Practical DFT Strategy for Fault Diagnosis in Active Analog Filters," *IEEE Electronics Letters*, vol. 31, no. 15, pp. 1221–1222, July 1995.
- [697] P. K. Veenstra, F. P. M. Beenker, and J. J. M. Koomen, "Testing of Random Access Memories: Theory and Practice," *IEE Proceedings G*, vol. 135, no. 1, pp. 24–28, Feb. 1988.
- [698] J. Villoldo, P. Agrawal, and V. D. Agrawal, "STAFAN Algorithms for MOS Circuits," in *Proc. of the International Conf. on Computer Design*, Oct. 1991, pp. 56-59.
- [699] B. Vinnakota, editor, Analog and Mixed-Signal Test. Upper Saddle River, New Jersey: Prentice-Hall, 1998.
- [700] R. S. Vogelsong, "Trade-offs in Analog Behavioral Model Development: Managing Accuracy and Efficiency," in Proc. of the IEEE/VIUF International Workshop on Behavioral Modeling and Simulation, (Washington, D.C.), Oct. 1997, pp. 33-40.
- [701] R. L. Wadsack, "Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits," Bell System Technical Journal, vol. 57, no. 5, pp. 1449-1474, May-June 1978.
- [702] K. D. Wagner, C. K. Chin, and E. J. McCluskey, "Pseudorandom Testing," IEEE Trans. on Computers, vol. C-36, no. 3, pp. 332-343, Mar. 1987.
- [703] K. D. Wagner and T. W. Williams, "Design for Testability of Mixed Signal Integrated Circuits," in Proc. of the International Test Conf., Sept. 1988, pp. 823-828.
- [704] J. A. Waicukauski, E. B. Eichelberger, D. O. Forlenza, E. Lindbloom, and T. Mc-Carthy, "Fast Simulation for Structured VLSI," VLSI Systems Design, vol. 6, no. 12, pp. 20-32, Dec. 1985.
- [705] J. A. Waicukauski and E. Lindbloom, "Fault Detection Effectiveness of Weighted Random Patterns," in *Proc. of the International Test Conf.*, Sept. 1988, pp. 245–255.

[706] J. A. Waicukauski, E. Lindbloom, E. B. Eichelberger, and O. P. Forlenza, "WRP: A Method for Generating Weighted Random Test Patterns," IBM Journal of Research and Development, vol. 33, no. 2, pp. 149-161, Mar. 1989.

- [707] J. A. Waicukauski, E. Lindbloom, B. K. Rosen, and V. S. Iyengar, "Transition Fault Simulation," *IEEE Design & Test of Computers*, vol. 4, no. 2, pp. 32–38, Apr. 1987.
- [708] J. A. Waicukauski, P. A. Shupe, D. J. Giramma, and A. Matin, "ATPG for Ultra-Large Structured Designs," in Proc. of the International Test Conf., Sept. 1990, pp. 44-51.
- [709] A. Wald, Sequential Analysis. New York: Dover Publications, Inc., 1973.
- [710] D. M. H. Walker, Yield Simulation for Integrated Circuits. Boston: Kluwer Academic Publishers, 1987.
- [711] H. Walker and S. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," IEEE Trans. on Computer-Aided Design, vol. CAD-5, no. 4, pp. 463-466, Oct. 1986.
- [712] K. M. Wallquist, A. W. Righter, and C. F. Hawkins, "Implementation of a Voltage Decay Method for I_{DDQ} Measurement on the HP 82000," June 1992. Hewlett-Packard User Group Meeting.
- [713] L.-C. Wang and M. S. Abadir, "Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays," Journal of Electronic Testing: Theory and Applications, vol. 13, pp. 121-135, Oct. 1998.
- [714] F. M. Wanlass and C. T. Sah, "Nanowatt Logic Using Field-Effect Metal-Oxide Semi-conductor Triodes," in *Proc. of the Solid State Circuits Conf.*, Feb. 1963, pp. 32–33.
- [715] R. C. Weast, editor, Handbook of Chemistry and Physics. Cleveland, OH: Chemical Rubber Co., 49th edition, 1968-69.
- [716] E. Wehrhahn, "Hierarchical Circuit Analysis," in *Proc. of the International Symp. on Circuits and Systems*, May 1989, pp. 701-704.
- [717] R. S. Wei and A. Sangiovanni-Vincentelli, "PROTEUS: A Logic Verification System for Combinational Circuits," in *Proc. of the International Test Conf.*, Oct. 1986, pp. 350-359.
- [718] N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, Massachusetts: Addison-Wesley, second edition, 1993.
- [719] L. Whetsel, "Proposal to Simplify Development of a Mixed-Signal Test Standard," in Proc. of the International Test Conf., Oct. 1996, pp. 400-409.
- [720] M. V. Wilkes, A Short Introduction to Numerical Analysis. London, UK: Cambridge University Press, 1966.
- [721] B. R. Wilkins, Testing Digital Circuits, An Introduction. Berkshire, UK: Van Nostrand Reinhold, 1986.
- [722] M. J. Y. Willaims and J. B. Angell, "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic," *IEEE Trans. on Computers*, vol. C-22, no. 1, pp. 46-60, jan 1973.
- [723] T. W. Williams, "Test Length in Self-Testing Environment," *IEEE Design & Test of Computers*, vol. 2, pp. 59-63, Apr. 1985.
- [724] T. W. Williams, editor, VLSI Testing. Amsterdam, The Netherlands: North-Holland, 1986
- [725] T. W. Williams and N. C. Brown, "Defect Level as a Function of Fault Coverage," IEEE Trans. on Computers, vol. C-30, no. 12, pp. 987-988, Dec. 1981.

[726] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Comparison of Aliasing Errors for Primitive and Non-Primitive Polynomials," in *Proc. of the International Test Conf.*, Sept. 1986, pp. 282-288.

- [727] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Aliasing Errors in Signature Analysis Registers," *IEEE Design & Test of Computers*, vol. 4, no. 2, pp. 39-45, Apr. 1987.
- [728] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Aliasing Errors with Primitive and Non-Primitive Polynomials," in *Proc. of the International Test Conf.*, Sept. 1987, pp. 637-644.
- [729] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Bounds on Aliasing Errors in Linear Feedback Shift Registers," in *Proc. of the CompEuro Conf.*, May 1987, pp. 373-377.
- [730] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Bounds and Analysis of Aliasing Errors in Linear-Feedback Shift-Registers," *IEEE Trans. on Computer-Aided Design*, vol. CAD-7, no. 1, pp. 75–83, Jan. 1988.
- [731] T. W. Williams, R. H. Dennard, B. Kapur, M. R. Mercer, and W. Maly, "I_{DDQ} Test: Sensitivity Analysis of Scaling," in *Proc. of the International Test Conf.*, Oct. 1996, pp. 786-792.
- [732] T. W. Williams and R. Mercer, "Techniques for Designing More Testable Logic Networks," June 1990. Tutorial presented at the 1990 ACM/IEEE 27th Design Automation Conf. .
- [733] T. W. Williams and K. Parker, "Design for Testability A Survey," *IEEE Trans. on Computers*, vol. C-31, no. 1, pp. 2-15, Jan. 1982.
- [734] T. W. Williams and K. P. Parker, "Design for Testability A Survey," Proc. of the IEEE, vol. 71, no. 1, pp. 98-112, Jan. 1983.
- [735] T. W. Williams, R. C. Walther, P. S. Bottorff, and S. D. Gupta, "Experiment to Investigate Self Testing Techniques in VLSI," *IEE Proceedings*, vol. 132, no. 3, pp. 105-107, June 1985. Part G.
- [736] S. Winegarden and D. Pannell, "Paragons for Memory Test," in *Proc. of the International Test Conf.*, Oct. 1981, pp. 44-48.
- [737] D. M. Wolf and S. R. Sanders, "Multiparameter Homotopy Methods for Finding DC Operating Points of Nonlinear Circuits," *IEEE Trans. on Circuits and Systems*, pp. 824-838, 1996. Part I.
- [738] S. Wolfram, "Statistical Mechanics of Cellular Automata," Review of Modern Physics, vol. 55, no. 3, pp. 601-644, 1983.
- [739] H.-J. Wunderlich, "On Computing Optimized Input Probabilities for Random Tests," in *Proc. of the 24th Design Automation Conf.*, June-July 1987, pp. 392–398.
- [740] H.-J. Wunderlich, "Multiple Distribution for Biased Random Test Patterns," in *Proc.* of the International Test Conf., Sept. 1988, pp. 236-244.
- [741] H.-J. Wunderlich and G. Kiefer, "Bit-Flipping BIST," in *Proc. of the International Conf. on Computer-Aided Design*, Nov. 1996, pp. 337-343.
- [742] A. Yamazaki, K. Dosaka, T. Ogawa, M. Kuroiwa, H. Fukuda, G. Johnson, and M. Kumanoga, "Concurrent Operating CDRAM for Low Cost Multi-Media," in Symp. on VLSI Circuits, Digest of Technical Papers, (Kyoto, Japan), IEEE, May 1993, pp. 61-62.
- [743] M. Yannakakis, "Personal communication," 1998.
- [744] Y. Zorian, editor, Multi-Chip Module Test Strategies. Boston: Kluwer Academic Publishers, 1997.

[745] Y. Zorian, "Testing the Monster Chip," $\it IEEE\ Spectrum,\ vol.\ 36,\ no.\ 7,\ pp.\ 54–60,\ July\ 1999.$

[746] Y. Zorian, E. J. Marinissen, and S. Dey, "Testing Embedded-Core Based System Chips," in *Proc. of the International Test Conf.*, Oct. 1998, pp. 130–143.