

http://vlsi-india.org/vsi VLSI Society of India

In cooperation with



3-day Short Course on

Design for Testability - Theory and Practice

July 27-29, 2006 Hyderabad

Venue: Hotel Fortune Katriya (www.fortunekatriya.com)

Instructors:

Prof. Adit Singh and Prof. Vishwani Agrawal, Auburn University

Overview:

The three-day course on "Design for Testability" is intended for practicing engineers as well as faculty and students. It will provide an overview of the subject by two leading experts in the field, who will sprinkle the contents with recent developments in the area.



Vishwani D. Agrawal is James J. Danaher Professor of Electrical & Computer Engineering at Auburn University, Auburn, Alabama, USA. He has over thirty years of industry and university experience, working at Bell Labs, Rutgers University, TRW, IIT in Delhi, EG&G, and ATI. His areas of research include VLSI testing, low-power design, and microwave antennas. He has

published over 250 papers, holds thirteen U.S. patents and has co-authored 5 books including Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits with Michael Bushnell at Rutgers. He is the founder and Editor-in-Chief of the Journal of Electronic Testing: Theory and Applications, was a past Editor-in-Chief of the IEEE Design & Test of Computers magazine, and is the Founder and Consulting Editor of the Frontiers in Electronic Testing Book Series. Dr. Agrawal is a co-founder of the International Conference on VLSI Design, and the International Workshops on VLSI $\,$ Design and Test, held annually in India. He served on the Board of Governors of the IEEE Computer Society in 1989 and 1990, and, in 1994, chaired the Fellow Selection Committee of that Society. He has received seven Best Paper Awards, the Harry H. Goode Memorial Award of the IEEE Computer Society, and the Distinguished Alumnus Award of the University of Illinois at Urbana-Champaign. Dr. Agrawal is a Fellow of the IETE-India, a Fellow of the IEEE and a Fellow of the ACM. He has served on the advisory boards of the ECE Departments at University of Illinois, New Jersey Institute of Technology, and the City College of the City University of New York.



Adit D. Singh is James B. Davis Professor of Electrical & Computer Engineering at Auburn University, where he directs the VLSI Design & Test Laboratory. Earlier he has held faculty positions at the University of Massachusetts in Amherst, and Virginia Tech in Blacksburg. His research interests are in VLSI design, test, and reliability, and he has published

extensively in these areas. Over the years he has taught approximately 50 short courses in-house for companies including IBM, National Semiconductor, TI, AMD, Bell Labs and Sandia Labs (earlier also for Digital, Control Data, and Data General), and at IEEE technical meetings, and through university extension programs. These have primarily been in the areas of VLSI design, test, reliability and fault tolerance. Prof. Singh currently serves on the Executive Committee of the IEEE Test Technology Technical Council, on the Editorial Board of IEEE Design and Test, and is the General Chair of the 2003 IEEE Memory Test Workshop. He is a Fellow of IEEE and a Golden Core Member of the IEEE Computer Society.

Course contents

The exponential nature of the testing problem
Fault models
Stuck-at faults
Test generation for combinational circuits
D algorithm
PODEM, FAN and learning based ATPG
Fault coverage
Fault simulation
Fault grading
Testability measures
Test generation algorithms for sequential circuits
Scan and partial scan design
Functional testing of microprocessor/controllers
Design for testability

Built in self-test (BIST)
Test compression techniques for test data volume reduction
Boundary scan and the IEEE 1149 testability standard
Memory testing
Memory BIST
SOC test issues
P1500 core test standard
Current testing: IDDQ and IDDT
Structural delay testing
Fmax and MinVDD testing
Test cost and effective ness
Test coverage and defect levels
Stress testing
Reliability Screens for burn -in minimization

Course Fee										
Before July 1, 2	006	After July 1, 2006								
Professionals (Non- Members)	Rs.9,000/-	Professionals (Non- Members)	Rs.10,000/-							
Professionals (VSI/ IEEE members)	Rs.7,500/-	Professionals (VSI/ IEEE members)	Rs.8,500/-							
Students/Faculty (Non-members)	Rs.4,500/-	Students/Faculty (Non-members)	Rs.6,500/-							
Students/Faculty (Members of VSI/ IEEE)	Rs.3,500/-	Students/Faculty (Members of VSI/ IEEE)	Rs.4,500/-							

3-day Short Course on Design for Testability - Theory and Practice July 27-29, 2006 Hotel Fortune Katriya, Hyderabad

Organized by VLSI Society of India





REGISTRATION FORM

	_																						
Name of	the pa	rtici	pant:		т—					1	1	1	1			ı	1	I	1			1	
	1 1					<u> </u>				1	1	1				<u> </u>		1					
(Please us		lette	ers. Th	_					in thi	s nam	ne)												
Category : Tick appropriate				Industry Member] N	Member of:					mber	rship (No:				
				(Non-VSI)								,											
				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VSI/ IEEE member] ٧	VSI/ IEEE Membership No:									
					Academic/governmental organization from India (Non-VSI)]	Member of: Membership No:									
					Academic/governmental organization from									7 V	/ST/ TE	FF M	embe	rshin	No.				
India (V					dia (VSI/ IEEE member)] [VSI/ IEEE Membership No:									
If you are			t, me																				
Contact A		_	_				i on: St		:□ Fa	aculty	□ Ir	ıdustr	y 🗆 C	Other									
(Provide permanent College/ Company: Permanent address:																							
mailing a	adress	5)		P	erm	nane	nt add	iress:															
E-mail:																							
(Compulso	ory)																						
Backgrou		VLS1	[:																				
(Courses/F																							
Details of DD enclosed		D	DD Number																				
				D	raw	n on	Bank									Date	d						
Your bac	kgroun	nd aı	nd ex	pect	tatio	ons f	rom t	he wo	rksh	op:													
																						6 :	
After com	alatina t	tho r	ogistr	ation	for	m m	ail it w	i+h		Ω.	laaca	maka	tha C	D to	"VLS	T Coo	iotre	of Tm	dia"	201/2	hlo a		nature
After completing the registration form, mail it with the DD to the following address:					IUI	•		ease anga		uie D	ט נט	v L S.	JUC	iely (<i>JI 1110</i>	uid ,	µayd	DIE AL	L				
Mr. Gopal Naidu						•				of the	חח	nleac	o writ	ם " ? -	day f	Cour	'SA A	n De	sign f	or			
Treasurer, VLSI Society of India																			confu				
Finance Department						•			-		•			•	_				00/= v				
Texas Instruments (India) Pvt Ltd												lation.	muu			9 /	. 01 1	.5,100		50			
Bagmane Tech Park						•		_	_			sent t	o: vs	i ind	lia@ri	ediff	fmai	l.con	7				
C.V. Raman Nagar, Bangalore 560093						•														nd			
Please also e-mail the details of payment to							 Seats are limited to 50. Spot Registration against cancellations, and strictly by cash payment. 																
vsi_india@rediffmail.com							• Venue: To be Announced																
_					•	C	ourse fe	e inclu	ıdes re							and re	fresh	ments	on al	I the	days.		
		•	• T	ranspor	t and s	stay ar	rangei	ments	are th	e respo	onsibi	lity of t	he pa	rticipa	nts.								
		•		egistrat													event	t.					
		•		egistrat D Ackno									9.00 A	AM to	6.00 P	·Μ.							