Preface

There is a concerted effort in India for promoting VLSI design due to the thrust given by the Department of Electronics, Government of India. As a first phase towards promoting this activity, VLSI design centres were set up at premier institutions, viz. Indian Institute of Science, Bangalore, Indian Institutes of Technology and the Central Electronics Engineering Research Institute, Pilani. The major activities of these centres include design and development of prototype VLSI tools which can be absorbed by the Indian industry. The government has also set up ten major VLSI design centres throughout the country to support the Indian electronics industry.

To discuss recent advances in VLSI system design, both in India and abroad, on a common platform, the First International Workshop was held at Madras in 1986 and the second at Bangalore in 1988. The interest generated by these Workshops has encouraged the Indian VLSI community to organize these meetings on a regular basis.

The present Third International Workshop is being held at Bangalore, India, during January 6-9, 1990. This Workshop is sponsored by the Indian Institute of Science, Bangalore, and Department of Electronics, Government of India and is co-sponsored by the Indian Telephone Industries, Bangalore, Gateway Design Automation (India) Private Limited, New Delhi, Hindustan Computers Limited, Wipro Information Technology Limited, the Computer Society of India, the IEEE India Council and the IEEE Bangalore Section. This volume is a collection of papers accepted for presentation at the Workshop.

The Coordinators are thankful to the organizers of the earlier Workshops, Dr H N Mahabala, Dr Ravi Apte, Dr V D Agarwal and Dr A Prabhakar for their suggestions and assistance. The secretarial and organizational assistance provided by Mrs G Bhanumathy, Mr K H Gowranga, Mr T K Sudarshan and Mr W Gowrishankar of the Microprocessor Applications Laboratory and several students of the Indian Institute of Science, Bangalore, is gratefully acknowledged. We also appreciate the help rendered by Mr R Ravichandran of Indian Telephone Industries.

L M Patnaik
A D Singh
Coordinators
L.M. Patnaik, IISc, Bangalore
A.D. Singh; U Mass, Amherst, USA

Programme Committee
J. Abraham, UT-Austin, USA
V.D. Agrawal, AT&T, USA
R. Apte, Valid Logic, USA
R. Brodersen, UC-Berkeley, USA
Chandra Sekhar, CEERI, Pilani
M.D'Abreu, GE, USA
M.M. Hasan, IIT, Kanpur
R.K. Iyer, U. Illinois, USA
A. Kumar, IIT, Delhi
H.N. Mahabala, IIT, Madras
D.A. Mohan, BEL, India
P. Pal Chaudhuri, IIT, Kharagpur
U.P. Phadke, DOE, New Delhi
A. Prabhakar, ITI, Bangalore
D.K. Pradhan, U Mass, Amherst, USA
V. Rajaraman, IISc, Bangalore
S.S.S. Rao, IIT, Bombay
S.M. Reddy, U. Iowa, USA
V.P. Sriniv, UC-Berkeley, USA
V. Venkateswarulu, CDOT, Bangalore
A. Yamada, NEC, Japan
M.J. Zarabi, SCL, Chandigarh

Tutorial Coordinator
V.D. Agrawal, AT & T, USA

Local Organising Committee
Lalitha Harale, IISc, Bangalore
J. Mohan Kumar, IISc, Bangalore
N. Nagaraja Rao, IISc, Bangalore
M.K. Srinivas, IISc, Bangalore
S. Sundaram, IISc, Bangalore
T.G. Venkatesh, IISc, Bangalore
G.H. Visweswara, ITI, Bangalore
## Contents

### Preface

#### One  LOGIC SYNTHESIS

Area Optimization Using Decoded PLA  
G. Rajagopalan and M.M. Hasan  

HARP : A Hierarchical Approach to Area and Performance Optimization for Multi-Level Logic  
Ajit M. Prabhu, David W. Tsao, Steven G. Rothweiler and Mario C. Lega  

Logic Design Using Pass-Transistors  
Anura P. Jayasumana, Waleed Al-Assadi and Yashwant K. Malaiya  

ABS : An Automated Behavioural Synthesis System  
C. A. Mandal and P. Pal Chaudhuri  

#### Two  VLSI ARCHITECTURES

HIPERCAD : Parallel Algorithms for High Performance VLSI CAD  
Prithviraj Banerjee  

A Low-Latency Crossbar Chip for Multiprocessors  
Vason P. Sriniv  

Cache Memory Systems in the HP9000/HP3000 NMOS VLSI Processors  
Jim Callister, Chuen Hu, Vighneswara R. Mokkarala and Dale Morris  

A Family of Reliable Systolic Correlators  
Ravi Ramaswamy, Gavin Brehner and David Aspinall  

#### Three  HIGH LEVEL SYNTHESIS

A Global Router for Gate-Arrays based on Karmarkar's Interior Point Methods  

A Generic Channel Router for Gate Arrays  
Arvind Savargaonkar and K. S. Raghunathan  

A Comparative Study of Techniques for Synthesis of Optimal Structures from Behavioral Descriptions  
M. Balakrishnan and Anshul Kumar  

Automatic Synthesis of Data Paths based on the Integer Programming Algorithm  
Janani Janakiraman and Biswadip Mitra  

Obstacle Enclosing Routing Algorithm  
N.K. Hayatnagarkar and S.S.S.P. Rao
Four

ARCHITECTURES/ALGORITHMS FOR CAD I

Relaxation-Based Circuit Simulation on a Hypercube: Design, Simulation, and Performance Evaluation Studies
Srilata Raman

Search Parallelism in VLSI CAD Problems
Sunil Arvindam, Vipin Kumar, V. Nageshwara Rao and Vineet Singh

PMAZE : A Parallel Maze Routing for Hypercube Computers
R. Mall and L.M. Patnaik

Performance of Sparse Matrix Algorithm on a Transputer Based System
N. Seetharaman, M. Srinivas, A. Basu and A. Paulraj

Five

TEST GENERATION & DFT

Cellular Automata as a Built-in Self-Test Structure to Generate Pseudoexhaustive Test Pattern
Aloke K. Das and P. Pal Chaudhuri

PLATES : An Efficient PLA Test Pattern Generator
James Jacob and Nripendra N. Biswas

An Augmented PLA with Function Dependent Easily Deriable Test Set
Md. Abdul Motlalib and P. Dasgupta

Weighted Random Test Generation Using Signal Statistics
Anirban Dasgupta, Susanta Misra, P. Dasgupta and P. Pal Chaudhuri

A Methodology for the Design of Easily Testable DCVSL Circuits
Sandeep Pagey, S.D. Sherlekar and G. Venkatesh

A New Approach for Cellular Realisation of TSC Checkers for m-Out-of-n Codes
Ajit Pal

Testability Issues in the Design of a Gate-Array based Chip : A Counter-Based Technique for Testing of Embedded Combinational Blocks
Pushkal Yadav, Rohit Nayak, Ravi R. Pai, S. Seenivasagan and S.S.S.P. Rao

Six

ARCHITECTURES/ALGORITHMS FOR CAD II

A Parallel Algorithm for Coloring Interval Graphs with Applications to Gate Matrix Layout and Register Allocation
C.P. Ravikumar and S. Sastry

Hardware Routing Engine for VLSI
N.K. Hayatnagarkar and S.S.S.P. Rao

Seven

VLSI CAD & SIMULATION

STITCH : A Stitchable DRC and Extractor for a Multiprocessor Network
H.N. Mahabala, B.I.B. Madhav, P.W. Mantri and Vyas Krishnan

PRIDE : PRogrammable user Interface for a Design Environment
Mahesh Mehendale and M. Giridhar Krishna
Delay Extraction in MOS Digital ICs
Navneet K. Jain, R.S. Rana and A.B. Bhattacharyya

NAUTILE: An Open Physical Design Environment Based on an Object Oriented Data Manager
P. Bondono, D Bonifas, A.A.Jerraya, A.Hornik and B.Courtois

POSTERS

VLSI Architecture
Efficient Procedure for Minimization of Fixed Polarity Expansions of EXOR Logic Arrays
M.R. Mukerjee, N.V. Babu and V.V. Raman Gopal

Design of a Processor using Distributed Arithmetic for Transforms and Image Rotation
N.B. Chakrabarti, V.G. Pawar and T.V. K.H. Rao

A Deflection Processor Unit for Digital TV
S. Uma Mahesh, H.N. Mahabala and J.P. Raina

Architecture for a 32-bit Pipelined RISC Processor
K.R. Muralidhar and H.N. Mahabala

A Systolic Design of BENES and Datamanipulator Network for VLSI Implementation
Rabi N. Mahapatra and Barun K. Kar

Regular Interconnection Pattern between Arrays for Fast Computation of Discrete Hartley Transform
Anindya S. Dhar and Swapna Banerjee

Floating Point Processor with Gate-Array Technology: A Preliminary Design

A Microcoded RiSC
H.N. Mahabala, K.V.S. Rama Murthy and S. Uma Mahesh

Logic Synthesis
Automated Synthesis of Combinational Circuits by Tree Networks of Multiplexers
R.K. Gorai and A. Pal

GALP: A Layout System for 3 Micron CMOS Gate Arrays
V.S. Raghunath and Manjit Singh Walia

VLSI CAD and Simulation
An Edge Based Design Rule Checker for IC Layouts
Anil Dikshit, Sandeep Aranake and A. Arun

A Fast Method for Computation of Signal Delays and Waveform Bounds of an RC Mesh
Navneet K. Jain, V.C. Prasad and A.B. Bhattacharyya
An Object Oriented Database for Computer Aided Design
T.K. Nayak and A.K. Majumdar 326

PLAYER: A Search Efficient IC Layout Editor
P.V. Srinivas and V.K. Dwivedi 331

A High Speed, Portable, Functional Simulation System for VLSI CAD
Shantanu Jha, Shyam S. Jagini, Biswadip Mitra and Kameshwar Rao 342

VERICIN: A Mixed A/D Simulation Environment
Debashis Roy Chowdhury 348

PLDL: Procedural Layout Design Language for VLSI Layout
S.D. Wagle and S.K. David 354

A Theoretical Approach to Predict Hazards in Digital Circuits
S. Ravishankar and Lawrence Jenkins 362

A 25ns 512x8 SRAM: First Design Experience of a Software Team

Test Generation & DFT

Parallel Memory Testing: A BIST Approach
D. Roy Chowdhury, I. Sen Gupta and P. Pal Chaudhuri 373

Characterization of Cellular Automata (CA) and Its Application for On Chip Deterministic Test Pattern Generation
Susanta Misra, P. Pal Chaudhuri and S. Subramanian 378

A Rule Based Design-For-Test (DFT) Checker
Soumitra De Sirkar 384

Author Index 389
Author Index

Ajit M. Prabhu 8
Ajit Pal 173
Aloke K. Das 141
Anil Dikshit 313
Anindya S. Dhar 283
Anirban Dasgupta 161
Anshul Kumar 91
Anura P. Jayasumana 13
Arun A. 313
Arvind Savargaonkar 83
Babu N.V. 247
Balakrishnan M. 91
Barun K. Kar 275
Basu A. 133
Bhattacharyya A.B. 219, 322
Biswadip Mitra 97, 342
Bondono P. 240
Bonifas D. 240
Chakrabarti N.B. 254
Champaka Ramachandran 368
Chuen Hu 53
Courtois B. 240
Dale Morris 53
Dasgupta P. 155, 161
David Aspinall 59
David S.K. 354
David W. Tsao 8
Debashis Roy Chowdhury 348
Dwivedi V.K. 331
Gangadhar Burra 368
Gavin Brebner 59
Giridhar Krishna M. 211
Gorai R.K. 300
Hasan M.M. 3
Hayatnagar Gar N.K. 103, 195
Hornik A. 240
James Jacob 147
Janani Janakiraman 97
Jerraya A.A. 240
Jim Callister 53
Joy Chhugani 368
Kameshwar Rao 342, 368
Lawrence Jenkins 362
Loganath Ramachandran 368
Mahabala H.N. 205, 263, 268, 295
Madhav B.I.B. 205
Mahant Shetti S.S. 368
Mehesh Mendale 211, 368
Majumdar A.K. 326
Mall R. 124
Mandal C.A. 18
Manjit Singh Walla 306
Mantri P.W. 205
Mario C. Lega 8
Mohan Kumar 368
Mottalib Abdul Md. 155
Mukerjee M.R. 247
Muralidhar K. R. 268
Muthukrishnan C. 368
Nageshwara Rao V. 119
Nayak T.K. 326
Nandy S.K. 289
Narendra K. Karmarkar 73
Navneet K. Jain 219, 322
Nripendra N. Biswas 147
Pal A. 300
Pal Chaudhuri P. 18, 141, 161, 373, 378
Parthasarathy K. 289
Patnaik L.M. 124
Paulraj A. 133
Pawar V.G. 254
Prasad V.C. 322
Prithviraj Banerjee 27
Pushkal Yadav 179
Rabi N. Mahapatra 275
Raghu Nath V.S. 306
Raghunathan K.S. 83
Raina J.P. 263
Rajagopal G. 3
Rajiv Jain 368
Rama Murthy K.V.S. 295
Raman Gopal V.V. 47
Rana R.S. 219
Rao S.S.S.P. 73, 103, 179, 195

389
<table>
<thead>
<tr>
<th>Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rao T.V.K.H.</td>
<td>254</td>
</tr>
<tr>
<td>Rathna G.N.</td>
<td>269</td>
</tr>
<tr>
<td>Ravi R. Pai</td>
<td>73, 179</td>
</tr>
<tr>
<td>Ravi Ramaswamy</td>
<td>59</td>
</tr>
<tr>
<td>Ravi Kumar C.P.</td>
<td>189</td>
</tr>
<tr>
<td>Ravishankar S.</td>
<td>362</td>
</tr>
<tr>
<td>Rohit Nayak</td>
<td>179</td>
</tr>
<tr>
<td>Roy Chowdhury D.</td>
<td>373</td>
</tr>
<tr>
<td>Sandeep Aranake</td>
<td>313</td>
</tr>
<tr>
<td>Sandeep Pagey</td>
<td>167</td>
</tr>
<tr>
<td>Sastry S.</td>
<td>189</td>
</tr>
<tr>
<td>Seenivasagan S.</td>
<td>179</td>
</tr>
<tr>
<td>Seetharaman N.</td>
<td>133</td>
</tr>
<tr>
<td>Sen Gupta I.</td>
<td>373</td>
</tr>
<tr>
<td>Shantanu Jha</td>
<td>342</td>
</tr>
<tr>
<td>Sherlekar S.D.</td>
<td>167</td>
</tr>
<tr>
<td>Shobana Swamy</td>
<td>368</td>
</tr>
<tr>
<td>Shyam S. Jagini</td>
<td>342</td>
</tr>
<tr>
<td>Soumitra De Sirkar</td>
<td>384</td>
</tr>
<tr>
<td>Sridhar M.K.</td>
<td>289</td>
</tr>
<tr>
<td>Srilata Raman</td>
<td>111</td>
</tr>
<tr>
<td>Srinivas M.</td>
<td>133</td>
</tr>
<tr>
<td>Srinivas P.V.</td>
<td>331</td>
</tr>
<tr>
<td>Steven G. Rothweiler</td>
<td>8</td>
</tr>
<tr>
<td>Subramanian S.</td>
<td>378</td>
</tr>
<tr>
<td>Sudershan V.R.</td>
<td>368</td>
</tr>
<tr>
<td>Sudip Nag</td>
<td>368</td>
</tr>
<tr>
<td>Sujoy Mitra</td>
<td>368</td>
</tr>
<tr>
<td>Sunil Arvindam</td>
<td>119</td>
</tr>
<tr>
<td>Susanta Misra</td>
<td>161, 378</td>
</tr>
<tr>
<td>Swapna Banerjee</td>
<td>283</td>
</tr>
<tr>
<td>Uma Mahesh S.</td>
<td>263, 295</td>
</tr>
<tr>
<td>Venkatesh G.</td>
<td>167</td>
</tr>
<tr>
<td>Vighneswara R. Mokkarala</td>
<td>53</td>
</tr>
<tr>
<td>Vineet Singh</td>
<td>119</td>
</tr>
<tr>
<td>Vipln Kumar</td>
<td>119</td>
</tr>
<tr>
<td>Vyas Krishnan</td>
<td>205</td>
</tr>
<tr>
<td>Wagle S.D.</td>
<td>354</td>
</tr>
<tr>
<td>Waheed Al-Assadi</td>
<td>13</td>
</tr>
<tr>
<td>Yashwant K. Malaiya</td>
<td>13</td>
</tr>
</tbody>
</table>