A Novel Low-Power Input-Independent MOS AC/DC Charge Pump

Yuan Yao, Yin Shi, and Foster. F. Dai, Senior Member IEEE

Abstract: This paper presents a novel fully integrated MOS AC to DC charge pump with low power dissipation and stable output for RFID applications. To improve the input sensitivity, we replaced Schottky-diodes in conventional charge pumps with MOS diodes with zero threshold, which has less process defects and is thus more compatible with other circuits. The charge pump in a RFID transponder is implemented in a 0.35um CMOS technology with 0.24 sq mm die size. The analytical model of the charge pump and the simulation results are presented.

Index Terms—AC/DC, charge pump, radio-frequency identification (RFID), low-power CMOS.

I. INTRODUCTION

A charge pump, also called voltage multiplier, converts received AC or DC input voltage to a stable DC output voltage. Depending on the type of inputs, the charge pump can be classified as AC/DC type or DC/DC type. Due to its simple structure and good conversion performance, charge pump circuits have been widely used in EEPROM, Flash memories, Radio Frequency Identification (RFID) and many other applications [1].

Typical AC/DC charge pump circuit used in RFID is comprised of a capacitor-diode network [1][2][3], as shown in Fig.1. In order to increase output voltage and conversion efficiency, Schottky diodes are generally used for its low conduction resistance and low junction capacitance. However, the particularity of manufacturing processes for Schottky diodes and the inconsistency in quality between different product batches often make the integration of Schottky charge pump incompatible with standard CMOS circuits and thus limit its applications.

This paper presents a novel AC-DC charge pump for RFID applications. Instead of using expensive Schottky diodes, the proposed charge pump employs MOSFET diodes with low or zero thresholds (Vth) that is compatible with standard CMOS technologies. With a low-power output regulator, the proposed charge pump converts input radio frequency (RF) signal power into DC voltage with high conversion efficiency and input-independence.

In section II, the novel charge pump circuit is analyzed in detail. The simulation results and layout of charge pump chip design are presented in section III and IV, respectively. Finally, section V gives the summarized conclusion.

Fig. 1 Conventional Schottky-diode AC/DC charge pump

II. ANALYTICAL MODEL OF THE AC-DC CHARGE PUMP

The presented charge pump mainly consists of two blocks, a basic MOS charge pump and a low power regulator, which is connected in series. The former is to realize the AC/DC energy conversion with high efficiency and the latter is to stabilize output DC voltage with low power dissipation.

A. Basic MOS Charge Pump

Fig. 2 shows an odd AC/DC charge pump which utilizes ultra-low Vth NMOS FETs connected as diodes. Analyzing the initial Unit Voltage Multiplying Cell (UVMC) shown in Fig. 3, multiplying capacitor $C_{n,i}$ and $C_n$ can look like a pair of...
DC voltage sources; $C_i$ is a coupling capacitor that combines input voltage $V_i$ and $V_{n,i}$, voltage drop on $C_{n,i}$, to provide recharging voltage for next multiplier. Suppose $V_{ds,i}$ is the voltage drop on NMOS FET $M_{n,i}$, $V_{th}$ for $M_n$ and $V_c$ is the DC voltage at point C, under steady-state condition, we have

$$V_c = V_{n-1} - V_{ds,i},$$

where $n$ is the number of NMOS FETs and circuit stage.

Iterating above formula, we have

$$V_n = V_{n-1} + 4\Delta V = V_{n-1} + 6\Delta V,$$

finally, $V_n = n\Delta V$, which results in

$$V_n = n(V_c - V_{ds,i}).$$

where $n$ is the number of NMOS FETs and circuit stage. Eq.(1) gives mathematical expression for the charge pump output voltage.

In RFID applications, due to lack of input power, output voltage and conversion efficiency of the AC/DC charge pump are hence the two primary performance parameters. One has to pay great attention to tradeoff and optimize those two parameters.

### a) Output Voltage

According to Eq. (6), with constant input signal power, augmenting stage number $n$ and minimizing $V_c$ are the easiest way to increase output voltage. However, because the increase of stage number is subject to degradation of power dissipation and conversion efficiency, the only feasible way is to lower the voltage drop $V_c$ on every NMOS FET.

Due to short connection between gate and drain, all NMOS FETs work in saturation region, namely,

$$V_d = V_{ds} = \sqrt{2I_{ds}/\beta + V_{th}},$$

where $\beta = \mu C_m W/L$ [4]. Obviously in a fixed output current $I_{ds}$, the bigger $W/L$ and the smaller $V_{th}$ are, the lower $V_d$ is. As a result, in order to obtain a bigger output, lower $Vth$ MOS FET and larger aspect ratio should be adopted. In the practical design, transistors with nearly zero threshold voltage are used to obtain improved performance.

### b) Conversion Efficiency

The charge pump conversion efficiency is defined as

$$\eta = P_o / P_i = 1 - P_{loss} / P_i,$$

where $P_o$, $P_i$ and $P_{loss}$ is the input power, output power and circuit power loss, respectively. Because for RF, all multiplying and coupling capacitors are actually shorted, every NMOS FET can be roughly modeled as a channel resistance $R_c$ and a parallel capacitance $C_p$. In the course of multiplying a NMOS FET is recharged in positive half period and discharged in another. Therefore, single transistor power loss consists of both recharging and discharging portions.

$$P_{\text{loss}} = I_{ds}^2 R_c + \frac{1}{2} \left( \frac{V_i}{Z_c} \right)^2 R_c$$

where

$$I_{ds} = \frac{1}{2} (V_{th} + 2V_c)$$

and

$$Z_c = \frac{1}{R_c} + \frac{1}{C_p^2}$$

Fig. 4 Efficiency versus output DC current

![Fig. 4 Efficiency versus output DC current](image-url)
It is evident that $P_{nmos,loss}$ is smallest and $\eta$ is largest when
\[ R_c = \frac{1}{\omega C_p}. \]  
\[ (10) \]
In saturation region,
\[ R_c = \frac{1}{g_m} = \frac{V_{gs} - V_{th}}{2I_p}. \]  
\[ (11) \]
Therefore, as shown in Fig. 4, there is a given output current $I_o$ that corresponds to the largest conversion efficiency.

**B. Low-Power Regulator For Charge Pump**

Due to the variance between $V_i$, RF input signals with different power levels, modulation indexes and modes will generate quite different and even unstable output voltages through the charge pump, which is not desired for a steady DC supply in RFID transponder. For stabilizing output voltage, Fig. 5 presents a low power regulator that includes a diode regulator, a voltage reference and a series regulator.

The diode regulator simply utilizes four series diodes to provide an elementary regulating strategy, which only confines large output swing to a comparatively low but still apparent and unfavorable degree. For two following portions, such pre-regulation is necessary and makes them properly work in an appropriate and acceptable supply swing range to produce more precise and stable output.

To reduce power dissipation, the required high reference voltage, for example 1.5V, is directly generated through a $\beta$ self-biasing voltage reference instead of the conventional way to accurately amplify a pre-generated low reference voltage. As shown in Fig. 5, $M_9-M_{10}$ build up triple cascode connection to increase output resistance and all operate in the subthreshold region for reduced power consumption. In subthreshold region, the drain-source current [5] approximately is
\[ I_{sd} = I_{do} \frac{W}{L} e^{\left(\frac{V_{gs}}{V_{th}}\right) + \frac{\beta}{2} q R_c}. \]  
\[ (12) \]
where
\[ I_{do} = \mu C_m \left(\frac{kT}{q}\right) e^{\frac{V_{th}}{T}}. \]  
\[ (13) \]
If the $W/L$ of $M_9$ is made $Q$ times larger than that of $M_{10}$ and both have the same $L$, $V_{gs}$ of $M_9$ and $M_{10}$ can be rewritten in terms of the current $I_{sd}$ as
\[ V_{gs10} = n \frac{kT}{q} \ln \left[ \frac{I_{sd} \cdot L}{I_{do} \cdot W} \right] + V_{th} \]  
\[ (14) \]
and
\[ V_{gs9} = n \frac{kT}{q} \ln \left[ \frac{I_{sd} \cdot L}{I_{do} \cdot Q \cdot W} \right] + V_{th} \]  
\[ (15) \]
In addition, we have
\[ V_{gs9} = V_{gs10} + IR_c \]  
\[ (16) \]
Solving for the subthreshold current $I_{sd}$ using Eq. (12), (14) and (15), we have
\[ I_{sd} = \frac{n \cdot kT}{q R_c} \ln Q \]  
\[ (17) \]
which is independent of DC supply source and is much smaller, only in the order of magnitude of several dozen $nA$, than the current operating in typical saturation region. With
such a constant and small current, the voltage on the drain of $M_6$ can be also stable and independent of power supply. Moreover, for minimizing the RF input power, since such reference is expected to work under a power supply as low as possible, the current mirror load $M_3$—$M_4$ utilize the low $V_{th}$ PMOS FETs to reduce requisite $V_{ds}$ voltage drops as well.

Series regulator simply utilizes a differential amplifier and a negative feedback NMOS FET to make the output fixed on the given reference voltage. In order to achieve low-dropout regulation and ensure that $M_16$ operates in saturation region, the native transistor with nearly zero $V_{th}$ same as the one in basic charge pump and greatly large $W/L$ are employed.

By far, through the multiplying of basic charge pump and the regulating of low-power regulator, input RF signals are converted into a stable and input-independent output, which can be used as the power supply for passive RFID tag with good efficiency.

III. SIMULATION RESULTS

Fig. 6 shows the simulation result of output voltage of proposed charge pump with different input signals. Based on the practical design demands, the output needs to reach 1.5V with a 1MΩm load resistor. Our simulation shows that when input 900MHz RF power changes from -19.25dbm to 13.22dbm, the deviation of the output $V_{out}$ from 1.5V is less than 15mV. In addition, with a -19.25dbm input power, the obtainable largest conversion efficiency is still 18.56%, which is higher than the reported result in [1]. These simulation results have indicated that the presented novel AC/DC charge pump is capable to provide efficient, stable and input-independent power supply for RFID transponder tags.

IV. IMPLEMENTATION OF THE CHARGE PUMP

We have implemented the proposed charge pump in a 0.35μm CMOS offered by Chartered Semiconductor. The chip layout of the low-power input-independent AC/DC MOS charge pump is shown in Fig. 7, which includes the different subcircuits such as basic charge pump, diode regulator, voltage reference and series regulator. The size of whole chip is only 570μm x 420μm, which can be easily fitted into RFID transponder chips and other passive wireless chips. Meanwhile, it also provides good compatibility with various CMOS digital or analog integrated circuits.

V. CONCLUSION

A novel AC/DC charge pump implemented with MOS FETs has been presented for low power applications. Based on our theoretical analyses and circuit simulations, this charge pump circuit demonstrates the capability of generating a stable and input-independent DC voltage as the power supply for RFID tags.

Using more stable and compatible MOS FETs, this new charge pump structure eliminates the process defects existing in the conventional Schottky diode based charge pump. The proposed charge pump is hence more compatible with other CMOS circuits and can be used in many areas where a passive power supply is needed.

REFERENCES


