This index covers all items that appeared in JETTA during 2003. Listing shows “volume: number month year pages.” For a + in the Subject Index, refer to the Author Index for coauthors.

AUTHOR INDEX

A
Abraham, Jacob A., see Vedula, Vivekananda M., JETTA 19:2 Apr 2003 149-160
Abramović, Miron, and Charles E. Stroud. BIST-Based Delay-Fault Testing in FPGAs; JETTA 19:5 Oct 2003 549-578
Acharyya, Dhruba, see Patel, Chin tan, JETTA 19:6 Dec 2003 611-622
Agrawal, Vishwani D., Editorial; JETTA 19:1 Feb 2003 5
Agrawal, Vishwani D., Editorial; JETTA 19:2 Apr 2003 35
Agrawal, Vishwani D., Editorial; JETTA 19:3 Jun 2003 219
Agrawal, Vishwani D., Editorial; JETTA 19:4 Aug 2003 363
Agrawal, Vishwani D., Editorial; JETTA 19:5 Oct 2003 495
Agrawal, Vishwani D., Editorial; JETTA 19:6 Dec 2003 607
Al-Ars, Zaid, see Hamdioui, Said, JETTA 19:2 Apr 2003 195-205
Altet, J., André Ivanov, and A. Wong. Thermal Testing of Analogue Integrated Circuits: A Case Study; JETTA 19:3 Jun 2003 353-357
Azaïs, F., see Renouvell, M., JETTA 19:4 Aug 2003 377-386
Azaïs, F., see Bernard, S., JETTA 19:4 Aug 2003 469-479

B
Bakker, Sjaak, see Vermeulen, Bart, JETTA 19:4 Aug 2003 417-424
Barros, Jr., Daniel, see Vargas, Fabian, JETTA 19:1 Feb 2003 61-72
Bayraktaroğlu, İsmet, see Sinanoglu, Ozgur, JETTA 19:4 Aug 2003 457-467
Becker, Bernd, see Polian, Ilia, JETTA 19:1 Feb 2003 37-48
Becker, Bernd, see Bradford, Jonathan, JETTA 19:4 Aug 2003 387-395
Bertrand, Y., see Renovell, M., JETTA 19:4 Aug 2003 377-386
Bertrand, Y., see Bernard, S., JETTA 19:4 Aug 2003 469-479
Betat, O., see Cassol, L., JETTA 19:1 Feb 2003 13-20
Bhadra, Jayanta, see Vedula, Vivekananda M., JETTA 19:2 Apr 2003 149-160
Burbidge, Martin John, Frederic Poulet, Jim Tijou, and Andrew Richardson. Investigations for Minimum Invasion Digital Only Built-In “Ramp” Based Test Techniques for Charge Pump PLL’s; JETTA 19:4 Aug 2003 481-490

C
Carr, Luis, see Negreiros, Marcelo, JETTA 19:5 Oct 2003 585-595
Cassol, L. O. Betat, L. Carr, and M. Lubaszewski. The ΣΔ-BIST Method Applied to Analog Filters; JETTA 19:1 Feb 2003 13-20
Chakravarty, Sreejith, see Liu, Xiao, JETTA 19:4 Aug 2003 437-445
Chen, Chichyang, see Lo, Hao-Yung, JETTA 19:3 Jun 2003 245-269

D
Delong, Hartmut, see Bradford, Jonathan, JETTA 19:4 Aug 2003 387-395
Dey, Sujit, see Sekar, Krishna, JETTA 19:2 Apr 2003 113-123
Ducoudray-Acevedo, Gladys Omayma, and Jaime Ramírez-Angulo. Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard; *JETTA* 19:1 Feb 2003 21-28

Eickenberger, Stefan, see Hora, Camelia, *JETTA* 19:4 Aug 2003 369-376


Fugunied, Ruben D. R., see Vargas, Fabian, *JETTA* 19:1 Feb 2003 61-72

Flottes, M.-L., C. Landrault, and A. Petiqueux. A Unified DFT Approach for BIST and External Test; *JETTA* 19:1 Feb 2003 49-60


Gallé, C., see Pflanz, M., *JETTA* 19:5 Oct 2003 501-510


Gao, Feng, and John P. Hayes. On-Line Monitor Design of Finite-State Machines; *JETTA* 19:5 Oct 2003 537-548

García, E., see Font, J., *JETTA* 19:5 Oct 2003 597-603

Gascuel, C., see Fagot, C., *JETTA* 19:3 Jun 2003 223-231

Girard, J., see Font, J., *JETTA* 19:5 Oct 2003 597-603

Girard, P., see Fagot, C., *JETTA* 19:3 Jun 2003 223-231

Gizopoulos, Dimitris, see Krantis, Nektarios, *JETTA* 19:2 Apr 2003 103-112

Gizopoulos, Dimitris, Mihalis Psarikis, Antonis Paschalidis, and Vervant Zorian. Easily Testable Cellular Carry Lookahead Adders; *JETTA* 19:3 Jun 2003 285-298

Goel, Sandeep Kumar, and Bart Vermeulen. Data Validation Analysis for Scan-Based Debug on Multiple-Clock System Chips; *JETTA* 19:4 Aug 2003 407-416

Goel, Sandeep Kumar, and Erik Jan Marinissen. A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips; *JETTA* 19:4 Aug 2003 425-435

Hadjia, K., see Levengl, R., *JETTA* 19:5 Oct 2003 599-575


Hayes, John P., see Gao, Feng, *JETTA* 19:5 Oct 2003 537-548

Hernández-Martínez, Luis, and Arturo Sarmiento-Reyes. Topological Considerations for the Diagnosability Conditions of Analogue Circuits Using a Pair of Conjugate Trees; *JETTA* 19:1 Feb 2003 29-36

Hilliges, Klaus D., see Volkerink, Erik H., *JETTA* 19:2 Apr 2003 125-135

Hora, Camelia, Rene Segers, Stefan Eickenberger, and Maurice Lousberg. On a Statistical Fault Diagnosis Approach Enabling Fast Yield Ramp-Up; *JETTA* 19:4 Aug 2003 369-376

Hsiao, Michael S., see Liu, Xiao, *JETTA* 19:4 Aug 2003 437-445

Huang, Shi-Yu. A Symbolic Inject-and-Evaluate Paradigm for Byzantine Fault Diagnosis; *JETTA* 19:2 Apr 2003 161-172

Isern, E., see Font, J., *JETTA* 19:5 Oct 2003 597-603

Ishida, Masahiro, see Yamaguchi, Takahiro, *JETTA* 19:2 Apr 2003 183-193

Ivanov, André. Test Technology Technical Council Newsletter; *JETTA* 19:1 Feb 2003 7-8

Ivanov, André. Test Technology Technical Council Newsletter; *JETTA* 19:2 Apr 2003 90-100

Ivanov, André. Guest Editorial: Special Issue on 20th IEEE VLSI Test Symposium; *JETTA* 19:2 Apr 2003 101-102

Ivanov, André. Test Technology Technical Council Newsletter; *JETTA* 19:3 Jun 2003 221-222

Ivanov, André, see Alct, J., *JETTA* 19:3 Jun 2003 353-357


Ivanov, André. Test Technology Technical Council Newsletter; *JETTA* 19:5 Oct 2003 497-508

Ivanov, André. Test Technology Technical Council Newsletter; *JETTA* 19:6 Dec 2003 600-610

Jiang, Wanli, and Eric Peterson. Performance Comparison of VLI, UV, and ECR Tests; *JETTA* 19:2 Apr 2003 137-147

Kagaris, Dimitris, and Spyros Tragoudas. LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds; *JETTA* 19:3 Jun 2003 235-244

Kajihara, Seiji, see Shao, Yun, *JETTA* 19:4 Aug 2003 447-456


Khoche, Ajay, see Volkerink, Erik H., *JETTA* 19:2 Apr 2003 125-135

Krantzis, Nektarios, Antonis Paschalidis, Dimitris Gizopoulos, and Vervant Zorian. Instruction-Based Self-Testing of Processor Cores; *JETTA* 19:2 Apr 2003 103-112

Kumar, B. Kiran, see Lah, P. K., *JETTA* 19:5 Oct 2003 523-535


Landrault, C., see Flottes, M.-L., *JETTA* 19:1 Feb 2003 49-60

Landrault, C., see Fagot, C., *JETTA* 19:3 Jun 2003 231-231


Li, Jin-Fu, Ruoy-Shing Tseng, and Cheng-Wen Wu. Testing and Diagnosis Methodologies for Embedded Content Addressable Memories; *JETTA* 19:2 Apr 2003:207-215

Lin, Hsiu-Feng, see Lo, Hao-Yung, *JETTA* 19:3 Jun 2003:245-269

Liu, Chia-Cheng, see Lo, Hao-Yung, *JETTA* 19:3 Jun 2003:245-269

Liu, Jenshiuh, see Lo, Hao-Yung, *JETTA* 19:3 Jun 2003:245-269


Lo, Hao-Yung, Hsiu-Feng Lin, Chichyiang Chen, Jenshiuh Liu, and Chia-Cheng Liu. Built-In Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers; *JETTA* 19:3 Jun 2003:245-269

Lousberg, Maurice, see Hora, Camelia, *JETTA* 19:4 Aug 2003:369-376

Lu, Shyu-Kung. A Novel Built-In Self-Repair Approach for Embedded RAMs; *JETTA* 19:3 Jun 2003:315-324

Lubaszewski, M., see Cassol, L., *JETTA* 19:1 Feb 2003:13-20

M

Malarisi, Louis, see Yamaguchi, Takahiro J., *JETTA* 19:2 Apr 2003:183-193

Marinissen, Erik Jan, see Goel, Sandeep Kumar, *JETTA* 19:4 Aug 2003:325-345

Mehta, Shashank K., see Cui, Hailong, *JETTA* 19:3 Jun 2003:271-284

Metra, C., see Rossi, D., *JETTA* 19:5 Oct 2003:511-521


Musha, Hirobumi, see Yamaguchi, Takahiro J., *JETTA* 19:2 Apr 2003:183-193

N


Nummer, Muhammad, and Manoj Sachev. A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers; *JETTA* 19:3 Jun 2003:293-314

O

Oralloglu, Alex, see Ozev, Sule, *JETTA* 19:2 Apr 2003:173-182

Oralloglu, Alex, see Sinanoglu, Ozgur, *JETTA* 19:4 Aug 2003:457-467

Oz ev, Sule, and Alex Oralloglu. Statistical Tolerance Analysis for Assured Analog Test Coverage; *JETTA* 19:2 Apr 2003:173-182

P

Paschalis, Antonis, see Kranitis, Nektarios, *JETTA* 19:2 Apr 2003:103-112

Paschalis, Antonis, see Gizopoulos, Dimitris, *JETTA* 19:3 Jun 2003:265-266


Peters, Ad, see Te Beest, Frank, *JETTA* 19:4 Aug 2003:397-406

Peterson, Eric, see Jiang, Wanli, *JETTA* 19:2 Apr 2003:137-147

Petitqueux, A., see Flottes, M.-L., *JETTA* 19:1 Feb 2003:49-60


Pico, R., see Font, J., *JETTA* 19:5 Oct 2003:507-503

Plusquellec, Jim, see Patel, Chitwan, *JETTA* 19:6 Dec 2003:61-622

Pollan, Ilia, and Bernd Becker. Multiple Scan Chain Design for Two-Pattern Testing; *JETTA* 19:1 Feb 2003:37-48


Pomeranz, Irith, see Shao, Yun, *JETTA* 19:4 Aug 2003:447-456

Pomeranz, Irith, see Basturkmen, Nadir Z., *JETTA* 19:6 Dec 2003:635-642

Porto, Ingrid Jansch, see Champac, Victor, *JETTA* 19:1 Feb 2003:11

Poulet, Frederic, see Burbidge, Martin John, *JETTA* 19:4 Aug 2003:481-490

Psarakis, Mikalis, see Gizopoulos, Dimitris, *JETTA* 19:3 Jun 2003:285-298

R

Rajski, Janusz, and Jerzy Tyser. Primitive Polynomials Over GF(2) of Degree up to 600 with Uniformly Distributed Coefficients; *JETTA* 19:6 Dec 2003:643-655


Reconda, Matteo Sonza, see Metra, Cecilia, JETTA 19:5 Oct 2003 499
Rezgui, S., see Velazco, R., JETTA 19:1 Feb 2003 83-90
Richardson, Andrew, see Burbidge, Martin John, JETTA 19:4 Aug 2003 481-490
Rivoir, Jochen, see Volkerink, Erik H., JETTA 19:2 Apr 2003 125-135
Roca, M., see Font, J., JETTA 19:5 Oct 2003 597-603
Rodgers, Mike, see Hamdoun, Said, JETTA 19:2 Apr 2003 195-205
Rossi, D., and C. Metra, Error Correcting Strategy for High Speed and High Density Reliable Flash Memories; JETTA 19:5 Oct 2003 511-521

S
Sachdev, Manoj, see Nummer, Muhammad, JETTA 19:3 Jun 2003 299-314
Sachdev, Manoj, see Semenov, Oleg, JETTA 19:3 Jun 2003 341-352
Saumiento-Reyes, Arturo, see Hernandez-Martinez, Luis, JETTA 19:1 Feb 2003 25-36
Segura, Rene, see Horn, Camelia, JETTA 19:4 Aug 2003 369-376
Segura, J., see Font, J., JETTA 19:5 Oct 2003 597-603
Sekar, Krishna, and Sujit Dey. LLCBST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects; JETTA 19:2 Apr 2003 113-123
Seth, Sharad C., see Cui, Haikong, JETTA 19:3 Jun 2003 271-284
Shanaoglu, Ozgur, Ismet Bayraktaroglu, and Alex Orlachik. Reducing Average and Peak Test Power Through Scan Chain Modification; JETTA 19:4 Aug 2003 457-467
Soma, Mani, see Yamaguchi, Takahiro J., JETTA 19:2 Apr 2003 183-193
Staroswiecki, Ernesto, see Patel, Chintan, JETTA 19:6 Dec 2003 611-622
Stroud, Charles E., see Abramovici, Miron, JETTA 19:5 Oct 2003 549-558
Sush, Atamiro A., see Negreiros, Marcelo, JETTA 19:5 Oct 2003 585-595

T
Thadikaran, Paul J., see Liu, Xiaowen, JETTA 19:4 Aug 2003 437-445
Thibeault, C. Replacing I D D Q Testing: With Variance Reduction; JETTA 19:3 Jun 2003 325-340
Thibeault, C. On Faster I D D Q Measurements; JETTA 19:6 Dec 2003 623-633
Tijou, Jim, see Burbidge, Martin John, JETTA 19:4 Aug 2003 481-490
Tragoudas, Spyros, see Kagaris, Dimitris, JETTA 19:3 Jun 2003 233-244

Tupuri, Raghuram, see Vedula, Vivekananda M., JETTA 19:2 Apr 2003 149-160
Tyszer, Jerzy, see Rajski, Janusz, JETTA 19:6 Dec 2003 643-655
Tzeng, Ruey-Shing, see Li, Jin-Fu, JETTA 19:2 Apr 2003 207-215

U
Utari, Raimund. Design Error Diagnosis with Re-Synthesis in Combinational Circuits; JETTA 19:1 Feb 2003 73-82

V
Van Berkel, Kees, see Te Beest, Frank, JETTA 19:4 Aug 2003 397-406
Van de Goor, Ad J., see Hamdoun, Said, JETTA 19:2 Apr 2003 195-205
Vassighi, Arman, see Semenov, Oleg, JETTA 19:3 Jun 2003 341-352
Vermeulen, Bart, see Goel, Sandeep Kumar, JETTA 19:4 Aug 2003 407-416
Vierhaus, H., see Pflanz, M., JETTA 19:5 Oct 2003 501-510
Violante, M., see Rebaudengo, M., JETTA 19:5 Oct 2003 575-584

W
Waayers, Tom, see Vermeulen, Bart, JETTA 19:4 Aug 2003 417-424
Walther, K., see Pflanz, M., JETTA 19:5 Oct 2003 501-510
Wong, A., see Allet, J., JETTA 19:3 Jun 2003 353-357
Wu, Cheng-Wen, see Li, Jin-Fu, JETTA 19:2 Apr 2003 207-215

Y
Z
Zade, H., see Velazco, R., JETTA 19:1 Feb 2003 83-90
Zorian, Yervant, see Krantzis, Nektarios, JETTA 19:2 Apr 2003 103-112
Zorian, Yervant, see Gizopoulos, Dimitris, JETTA 19:3 Jun 2003 285-298
SUBJECT INDEX

A

ATE
A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers. Nummer, Muhammad, +, JETTA 19:3 Jun 2003 290-314

ATPG


Adder

Analog current test

Analog filter
The \( \Sigma\Delta\)BIST Method Applied to Analog Filters. Cassel, L., +, JETTA 19:1 Feb 2003 13-20

Analog test


Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard. Ducoudray-Axelos, Gladys Omaya, +, JETTA 19:1 Feb 2003 21-28


The \( \Sigma\Delta\)BIST Method Applied to Analog Filters. Cassel, L., +, JETTA 19:1 Feb 2003 13-20


Analog to digital converter (ADC)

Arithmetic self-test
Built-In Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers. Lo, Hos-Yung, +, JETTA 19:3 Jun 2003 245-269

Asynchronous circuit
Synchronous Full-Scan for Asynchronous Handshake Circuits. Te Beest, Frank, +, JETTA 19:4 Aug 2003 397-406

At-speed test
A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers. Nummer, Muhammad, +, JETTA 19:3 Jun 2003 290-314

BIST-Based Delay-Fault Testing in FPGAs. Abramovici, Miron, +, JETTA 19:5 Oct 2003 549-558

Built-in current sensor (BICS)

Built-in self-test

A Novel Built-In Self-Repair Approach for Embedded RAMs. Lu, Shyue-Kung, JETTA 19:3 Jun 2003 315-324


A Unified DFT Approach for BIST and External Test. Flottes, M.-L., +, JETTA 19:1 Feb 2003 49-60

BIST-Based Delay-Fault Testing in FPGAs. Abramovici, Miron, +, JETTA 19:5 Oct 2003 549-558

Built-In Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers. Lo, Hos-Yung, +, JETTA 19:3 Jun 2003 245-269

Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard. Ducoudray-Axelos, Gladys Omaya, +, JETTA 19:1 Feb 2003 21-28

Instruction-Based Self-Testing of Processor Cores. Kranitis, Nektarios, +, JETTA 19:2 Apr 2003 103-112

Investigations for Minimum Invasion Digital Only Built-In 'Ramp' Based Test Techniques for Charge Pump PLLs. Burbidge, Martin John, +, JETTA 19:4 Aug 2003 481-490

LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds. Kogara, Dimitris, +, JETTA 19:3 Jun 2003 235-244

LL-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. Sekar, Krishna, +, JETTA 19:2 Apr 2003 113-123

Modeling Fault Coverage of Random Test Patterns. Oui, Haihung, +, JETTA 19:3 Jun 2003 271-284

Boundary Scan

Bridging fault

Built-in current sensor (BICS)

Built-in self-test

A Novel Built-In Self-Repair Approach for Embedded RAMs. Lu, Shyue-Kung, JETTA 19:3 Jun 2003 315-324


A Unified DFT Approach for BIST and External Test. Flottes, M.-L., +, JETTA 19:1 Feb 2003 49-60

BIST-Based Delay-Fault Testing in FPGAs. Abramovici, Miron, +, JETTA 19:5 Oct 2003 549-558

Built-In Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers. Lo, Hos-Yung, +, JETTA 19:3 Jun 2003 245-269

Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard. Ducoudray-Axelos, Gladys Omaya, +, JETTA 19:1 Feb 2003 21-28

Instruction-Based Self-Testing of Processor Cores. Kranitis, Nektarios, +, JETTA 19:2 Apr 2003 103-112

Investigations for Minimum Invasion Digital Only Built-In 'Ramp' Based Test Techniques for Charge Pump PLLs. Burbidge, Martin John, +, JETTA 19:4 Aug 2003 481-490

LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds. Kogara, Dimitris, +, JETTA 19:3 Jun 2003 235-244

LL-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. Sekar, Krishna, +, JETTA 19:2 Apr 2003 113-123

Modeling Fault Coverage of Random Test Patterns. Oui, Haihung, +, JETTA 19:3 Jun 2003 271-284

Primitive Polynomials Over GF(2) of Degree up to 600 with Uniformly Distributed Coefficients. Rojek, Janusz, +, JETTA 19:6 Dec 2003 645-655.


Byzantine fault


Characteristic polynomial

LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds. Kagaris, Dimitris, +, JETTA 19:3 Jun 2003 233-244.

Content addressable memory


Core test


LL-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. Sekar, Krishna, +, JETTA 19:2 Apr 2003 113-123.

Crosstalk

LL-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. Sekar, Krishna, +, JETTA 19:2 Apr 2003 113-123.


DSP


DSP-based test


Defect-oriented test


Delay test


δt


Design for testability


Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips. Gao, Sandeep Kumar, +, JETTA 19:4 Aug 2003 407-416.


Deterministic pattern self-test


Diagnosis


Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips. Gao, Sandeep Kumar, +, JETTA 19:4 Aug 2003 407-416.


Dynamic faults


Fault simulation


Fault tolerance


Error Correcting Strategy for High Speed and High Density Reliable Flash Memories. Rossi, D., +, JETTA 19:5 Oct 2003 511-521


Finite-state machine


Flash Memory

Error Correcting Strategy for High Speed and High Density Reliable Flash Memories. Rossi, D., +, JETTA 19:5 Oct 2003 511-521

Gate-oxide short


Hierarchical test generation


High-level test


IEEE 1149.1 standard


IEEE 1149.4 standard

Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard. Ducoudray-Acevedo, Gladys Omaya, +, JETTA 19:1 Feb 2003 21-28

Interconnect test

LL-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects. Sekar, Krishna, +, JETTA 19:2 Apr 2003 113-123

Iterative array


Jitter


Multi-site test

Multiple-clock system
Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips. Goel, Sandeep Kumar, +, JETTA 19:4 Aug 2003 457-466

Multipliers
Built-In Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers. Lo, Hao-Yung, +, JETTA 19:3 Jun 2003 245-260

On-line monitor
On-Line Monitor Design of Finite-State Machines. Ge, Feng, +, JETTA 19:5 Oct 2003 537-548

On-line test
Error Correcting Strategy for High Speed and High Density Reliable Flash Memories. Rossi, D., +, JETTA 19:5 Oct 2003 511-521

Operational amplifier

Parity checking

Partial reset
A Unified DFT Approach for BIST and External Test. Flottes, M.-L., +, JETTA 19:1 Feb 2003 49-60

Path-delay fault

Phase locked loop (PLL)

Power grid
Defect Diagnosis Using a Current Ratio Based Quiescent Signal Analysis Model for Commercial Power Grids. Patel, Chinlan, +, JETTA 19:6 Dec 2003 611-622

Primitive polynomial
Primitive Polynomials Over GF(2) of Degree up to 600 with Uniformly Distributed Coefficients. Rojki, Janusz, +, JETTA 19:6 Dec 2003 643-655

Probe card
Radiation induced fault
Random/-access memory
Processor test

Instruction-Based Self-Testing of Processor Cores. Kranitis, Nektarios, +, JETTA 19:2 Apr 2003 103-112


Program slicing

Pseudo-exhaustive test
LSFR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds. Kagaris, Dimitiris, +, JETTA 19:3 Jun 2003 233-244

Pseudo-random test

Quiescent current (Idq) test
Defect Diagnosis Using a Current Ratio Based Quiescent Signal Analysis Model for Commercial Power Grids. Patel, Chintan, +, JETTA 19:6 Dec 2003 611-622

Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta Idq Testing. Semenen, Oleg, +, JETTA 19:3 Jun 2003 341-352


RF test

Radiation induced fault

Random-access memory
A Novel Built-In Self-Repair Approach for Embedded RAMs. Lu, Shyue-Kung, JETTA 19:3 Jun 2003 315-324


Random-pattern coverage
Modeling Fault Coverage of Random Test Patterns. Cui, Hailong, +, JETTA 19:3 Jun 2003 271-284

Reduced pin-count test

Reseeding
LSFR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds. Kagaris, Dimitiris, +, JETTA 19:3 Jun 2003 233-244

S

Scan test
Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips. Giehl, Sandeep Kumar, +, JETTA 19:4 Aug 2003 407-416

Multiple Scan Chain Design for Two-Parity Testing. Pelian, Illia, +, JETTA 19:1 Feb 2003 37-48

On Selecting Testable Paths in Scan Designs. Shao, Yun, +, JETTA 19:4 Aug 2003 417-456

Reducing Average and Peak Test Power Through Scan Chain Modification. Sinanoglu, Ozgur, +, JETTA 19:4 Aug 2003 457-467

Synchronous Full-Scan for Asynchronous Handshake Circuits. Te Beest, Frank, +, JETTA 19:4 Aug 2003 397-406

Self-healing system

Single-event upset


Soft error


Soft error rate


Software-based test
Instruction-Based Self-Testing of Processor Cores. Kranitis, Nektarios, +, JETTA 19:2 Apr 2003 103-112

Speech-recognition system

Statistical diagnosis
Statistical fault coverage
Modeling Fault Coverage of Random Test Patterns. Cui, Haibing, +, JETTA 19:3 Jun 2003 271-284

Statistical testing

Statistical tolerance

Submicron technology
Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IdQ Testing. Scenese, Oleg, +, JETTA 19:3 Jun 2003 341-352

Subthreshold leakage
Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IdQ Testing. Scenese, Oleg, +, JETTA 19:3 Jun 2003 341-352

Symbolic simulation

System-on-a-chip (SOC)


Test scheduling

Test access mechanism (TAM)

Test access port (TAP)

Test economics

Test point insertion
A Unified DFT Approach for BIST and External Test. Flottes, M.-L., +, JETTA 19:1 Feb 2003 49-60

Test power reduction

Reducing Average and Peak Test Power Through Scan Chain Modification. Sinanglu, Ozgur, +, JETTA 19:4 Aug 2003 457-467

Test time

Thermal testing

Transient error


Transition fault
Efficient Transition Fault ATPG Algorithm Based on Stuck-At Test Vectors. Liu, Xiao, +, JETTA 19:4 Aug 2003 437-445

Two-pattern test
Multiple Scan Chain Design for Two-Pattern Testing. Polian, Ilia, +, JETTA 19:1 Feb 2003 37-48

VHDL simulation

Verification
Design Error Diagnosis with Re-Synthesis in Combinational Circuits. Ubar, Raimund, JETTA 19:1 Feb 2003 73-82

Yield enhancement