INDEX


t(n, k) cyclic code, 616
90\degree phase lag component, 345
A, 258
AC, 243
B, 258
C, 258
C0, 130
C1, 130
CC0, 131
CC1, 131
D, 160
DC0, 242
DC1, 242
DAT1, 581
DAT2, 581
F, 337
F0, 337
IDDQ current limit, 452
IDDQ decision threshold, 455, 456
IDDQ fault, 66
IDDQ testing, 14, 439
IDDQ testing time, 453
IDDR test, 258
I_{d_{min}}, 459
LU factorization, 396
M, 258
M/N, 338
M/N synchronization, 319
N, 258
N_{max}, 459
O(n) complexity, 263
P, 337
PC, 243
R, 342
SC0, 131
SC1, 131
SO, 131
S_{0}^{2}, 398
T_{0}, 504
T_{1}, 399
T_{D}, 306
V_{D}, 583
V_{D}, 583, 585
V_{L}, 583, 585
V_{L} switch, 591
V_{T, H}, 581
\Delta I_{DDQ} testing, 456
\Delta, 316, 339
\Phi, 262
\Rightarrow, 263
\triangledown, 262
\alpha_{0}, 179
\alpha_{1}, 179
\alpha particle, 259, 261
\beta_{0}, 179
\beta_{1}, 179
\beta, 49
\downarrow, 262
\nabla, 263
\lambda, 178
\mu, 178
\mu law ADC, 338
\mu law encoder, 361, 367
D, 160
\phi, 178
\psi, 178
\rho_{F}, 398
\rightarrow, 262
\sin(x)/x distortion, 354
\sin(x)/x, 320
\uparrow, 262
\downarrow, 262
d_{req}, 226
k, 258
n, 258
t-WSF, 536
0-controllability, 130
0-observability, 131
0TLP, 368
e-contrrollability, 130
e-observability, 131
13-valued algebra, 433
2-SAT, 164
2-coupling fault, 268
3-SAT, 164
41-valued algebra, 434
A law encoder, 361, 367
A/D converter, 322, 338
AB1, 580, 583, 591
AB1N, 589
AB2, 580, 583, 591
AB2N, 589
Abadir, 263, 627
ABF, 258, 271
ABM, 580, 583
ABna, 590
INDEX
INDEX 673

AT&T standards, 372
ATE, 10, 18, 22, 24
ATE algorithmic pattern generator, 26
ATE noise, 380
ATE scan pattern generator, 26
ATE sequential pattern generator, 26
ATPG, 155
attenuation distortion test, 373
audio front end, 27
auditing, 8
autocorrelation, 343
autocorrelation property, 504
automatic test equipment, 10, 18, 22, 24, 364
automatic test pattern generation, 155
automatic test-pattern generation computational complexity, 166
average costs, 36
average diagnostic length, 602
average product, 39
B1 cell, 583
B2 cell, 583
BACK algorithm, 219
back substitution, 396
backdriving, 492
backtrace, 175, 219
backtracing, 150, 187
backtrack, 162, 174
backup, 162
backward implication, 173
backward time expansion, 223
backwards logic simulation, 163
bad-gate, 113
band fault simulation, 397
band-pass case, 353
Bardell, 506, 619, 624
bare-board interconnect test, 21
base cell, 272
bathtub curve, 37
Bayes' rule, 5
BDD, 158
Bearnson, 625
bed-of-nails fixture, 491
bed-of-nails tester, 21, 549
Beenker, 624
behavioral level, 60, 91, 92, 148
behavioral level testability, 148
behavioral model, 264
behavioral synthesis, 148
behavioral view, 389
benefit-cost analysis, 35, 492
benefit-cost ratio, 42
benefits, 41
Bening, 625
Bennett, 610, 623, 624
Bergeron, 626
BF, 258, 271
Bhattacharya, 204, 625
Bhavar, 477
BIC sensor, 458
BIDIR cell, 571
bidirectional behavior, 167
bidirectional fault, 271
bidirectional input, 448
BILBO, 495, 497
bilinear transform, 397
binary counter, 499
binary decision diagram, 158
binary tree, 158
binding, 149
binomial coefficient, 122
BEST, 36, 43, 489
BEST controller, 533, 539
BEST initialization, 527
black-box model, 264
Bleeker, 623
board inductance, 551
board level, 261
Boltzmann voltage noise, 358
bonding deterioration, 260
Boolean contrapositive, 198
Boolean difference, 161
Boolean false expression, 165
Boolean false function, 203
Boolean partial derivative, 161
Boolean polynomial, 615
Boolean satisfiability, 164
Bose, 424, 434
bottom-up construction, 595
boundary register, 553, 581
boundary register cell, 553
boundary scan, 43, 527
boundary scan data inversion rules, 566
boundary scan description language, 569
boundary scan hold register, 565
boundary scan propagation delay measurement, 567
boundary scan setup and hold time measurement, 567
boundary scan standard, 549
boundary-scan master, 435
branch coverage, 60, 597
branch fault, 61
branch-and-bound search, 166, 176
breadboard, 83
breadth-first search, 195
Breuer, 238, 543, 621, 625
Breitz, 131
brick wall filter, 381
bridging fault, 14, 61, 65, 178, 258, 271, 443
bridging resistance, 444
broadcast side delay test, 431
broadband noise, 381
Brooks, 595
brown noise, 381
cw-out, 14
Bryant, 69, 92
BSDL, 569
BSDL entity description, 570
BSM2, 435
buffer pin, 571
built-in current sensor, 458
built-in current testing, 458
built-in logic block observer, 495, 497, 519
built-in self-test, 36, 43, 466, 489
burn-in, 20, 44
burn-in coverage, 439
burst mode, 318
bus driver conflict, 552
bus fault, 61
bus-oriented BIST, 498
Bushnell, 199, 406, 628
Butler, 628
BYPASS instruction, 564, 585
bypass register, 553, 562, 564
C cell, 583
C-message filter, 373
C-message weighting curve, 375
CA, 511
Ca, 581
cache block, 298
cache DRAM, 254, 296
cache miss test, 298
calculating redundant faults, 200
calibrate cell, 581
calibration, 313, 590
calibration error, 360
Campbell, 627
Capture-IR state, 571
Case, 68, 78, 125
CAPTAPULT, 204
catastrophic analog fault, 387, 406
catastrophic analog fault test, 391, 398, 399
catastrophic fault, 314
CCITT, 359, 372
CDRAM, 254
CE scaling, 14
cell, 257
cell coupling fault, 63
cell row, 475
cellular automaton, 499, 511
center frequency, 380
central office, 366
CF, 258, 266, 268
CFdyn, 258, 269, 270
CFid, 258, 270
CFm, 258, 269
CFS, 238
Chakraborty, K., 626
Chakraborty, T. J., 432
Chakravarthy, 164, 201, 203, 628
Chakravarty, 626
Chang, 465, 625
channel, 26
channel-connected components, 93, 95
characteristic polynomial, 505, 507, 508, 516, 519
characterization test, 18, 375, 390, 591
Chatterjee, 396
Chattopadhyay, 624
checkpoint fault, 78
checkpoint theorem, 78
checksum test, 300
chemical sensor, 613
Chen, 628
Cheng, K.-T., 239, 479, 481, 624, 626, 628
Cheng, W.-T., 117, 219, 221
chip level, 261
Cicchetti, 628
circuit element, 398
circuit level, 91, 93
circuit-under-test, 24, 495
circular fault masking, 64
circular self-test path BIST, 525
CLAMP instruction, 562, 587
Clarke, 65, 625
clipping level, 325
clock, 212
CLOCK cell, 571
clock divider, 320
clock fault, 214, 231
clock rate, 10
clock skew, 429
ClockDR signal, 559, 560
closest neighbor scan wiring, 478
clustered defects, 45
clustering parameter, 45, 49
CMOS stuck-open fault, 274
Co, 581
CO (central office), 366
CO (combinational observability), 131
code format, 323
code histogram, 326
code polynomial, 616
code word, 616
CODEC, 366
CODEC test, 375
coder-decoder, 366
coherece, 320
coherece requirement, 339
coherece correlation, 342
coherece filtering, 342
coherece measurement, 337
coherece multi-tone testing, 356
coherece sampling, 339
coherece testing, 339
collapse ratio, 74
column decoder, 266
combinational 0-controllability, 131
combinational 1-controllability, 131
combinational fault simulation complexity, 166
combinational loop, 233
combinational observability, 131
Combinational robust delay test, 433
common-mode voltage, 592
COMPACTEST, 206
compaction, 513
companion matrix, 505, 507
INDEX

comparator, 380
compiled-code simulator, 102
complementarity pivoting, 391, 392
complementarity variable, 392
complementary pivot method, 391
complete multiple backtrace, 200
completeness, 159
component boundary, 451
component level, 60
compression, 513
computed distortion, 376
concurrent BIST, 530
concurrent fault detection phase, 240
concurrent fault simulator, 113, 238
concurrent operation test, 298
concurrent testing, 495
conductance fault model, 446
conducting path, 445
cone segmentation, 500
condiction, 162
consistency procedure, 178
constant electric-field scaling, 14
Constructive Dilemma, 198
CONT-2, 231
contact test, 30
contactor, 27
contention circuit, 305
contention test, 306
CONTEST, 239
CONTROL cell, 571
control cell, 581
control point, 529
control-and-observe boundary scan cell, 565
controllability, 129
controllability iteration, 142
controlling event, 423
CONTROLR cell, 571
convergence, 114
corner gain, 323
COP, 131
core, 529, 605, 606
core isolation, 591
core-disconnect state, 585
core-disconnect switch, 587
core-test language, 607
correlated delay defects, 435
correlator, 343
corrosion, 259, 260
cosmic ray, 261
cost, 36
cost function, 240, 241, 402
count function, 537
coupled cell, 269, 270
coupling capacitance, 592
coupling cell, 269
coupling fault, 256, 258, 268
CRC, 300, 514
CREATOR, 116
CRIS, 247
critical area, 283
critical data pattern, 84
critical path, 418
critical path length, 283
critical path tracing, 125, 206
critical resistance, 444
critical timing path, 434
cross-correlation, 343
cross-point, 61
cross-point fault, 61, 65
crossover, 247
Crouch, 624
CSSP, 525
CTL, 607
cube intersection, 177
current noise, 380
current testing, 14, 440
current transmission, 591
current vector, 240
CUT, 24, 495
cutoff frequency, 381
cutting algorithm, 130
cycle breaking, 481
cycle-free circuit test complexity, 227
cycle-free circuits, 225
cyclic redundancy check code, 514
cyclical redundancy code, 300, 615
cyclical redundancy code test, 300
cyclical s-graph, 229

D cell, 583
D flip-flop, 212
D-ALG, 176
D-Algorithm, 176, 180
D-chain, 180
D-cube, 177
D-drive, 178
D-frontier, 163, 174
D-intersection, 177, 181
D/A converter, 322
D1, 581
D2, 581
DAC, 322
DAC glitch area, 323, 352
DAC settling time, 323
DAG, 226, 427, 480
Das Gupta, 483
data flow graph, 148
data generator, 530, 533
data path synthesis rule SR1, 148
data path synthesis rule SR2, 148
data polynomial, 616
data retention fault, 258
data transfer test, 298
Data1 cell, 581
Data2 cell, 581
David, 628
Davis, 627
dB, 325, 368
DBM, 580
dBm0, 368
DC analog fault simulation, 391, 392
DC bin, 350, 357
DC offset error, 323
DC parametric test, 30
DC testing, 435
DCC, 242
decorrelator, 522
de-glitching of DAC, 318
decibel, 325, 368
decision point, 178
deductive fault simulator, 109
deep submicron device, 613
defect, 45, 58, 61
defect coverage, 16
defect density, 45
defect frequency, 58
defect level, 36, 47
defect per million, 439
defect-oriented fault, 61, 65
defect-oriented testing, 54
deGyvez, 627
delay element, 295
delay fault, 61, 418, 444
delay fault BIST, 540
delay fault testing, 483
delay size, 61
delay test, 87
delay test with scan, 431
delay testing, 12
delay-fault BIST, 435
deleted neighborhood, 272
demidenko, 624
deming, 17
derived measurement, 381
design debug test, 18
design for testability, 4, 35, 466, 491, 608
design level, 60
design verification, 60, 83
detection probability, 505
devadas, 628
device ID register, 553
device identification register, 563
device specification document, 22
device-under-test, 24
dFG, 148
DFT, 35, 341, 346, 348, 466, 491
diagnosis, 6, 47, 58, 63, 89, 106, 124, 257, 489, 496
diagnostic resolution, 489, 596, 598, 610
diagnostic run time, 540
diagnostic test, 390, 423, 596, 598
diagnostic tree, 598, 600
dielectric permeability, 12
dielectric permittivity, 12
difference state, 221
differential $I_{DQ}$ testing, 456
differential ATAP port, 589
differential fault simulation, 117
differential interconnect, 577
differential linearity error function, 325
differential non-linearity, 325
differential phase, 362
differential sensitivity, 398
digital anti-aliasing filter, 356
digital boundary module, 580
digital reconstruction filter, 351
digital signal processor, 15
digital waveform capture memory, 27
digitizer, 27, 591
digitizer uncertainty, 361
digitizing threshold, 591
Dirac delta function, 505
directed acyclic graph, 226, 427, 480
directed simulation-based search approach, 246
Director, 627
disappearance fault, 61, 65
discontinuous amplitude quantization function, 360
discontinuous function, 360
discontinuous time sampling function, 360
discrete event simulation, 102
discrete Fourier transform, 341, 346, 348
distortion power, 325
distortion power due to dynamic non-linearity, 376
dither, 314
divergence, 114
divided bit-line RAM, 301
DLE, 325
DNL, 325
dominance fault collapsing, 76
dominator, 197
DRAM, 253
DRF, 258
drivability, 220
driven guard wire, 592
dSC, 242
DSP, 15
DSP automatic test equipment, 346
DSP core, 606
DSP testing, 598
DSP-based analog testing, 388
dual in-line package, 549
dual transmission line, 299
duality property, 289
DUT, 24
dynamic behavior, 44
dynamic combinational controllability, 242
dynamic compaction, 205
dynamic coupling fault, 238, 269, 270
dynamic dominator, 199
dynamic learning, 197
dynamic neighborhood pattern sensitive fault, 272
dynamic offset, 357
dynamic overload, 362
dynamic programming, 199
dynamic RAM, 253
dynamic sequential controllability, 242
INDEX

dynamic testability measures, 242
event-driven simulator, 103
E-beam testing, 157
ex situ testing, 501
E-fronter, 199
excess quantization distortion, 372
EBT, 219
exclusive-or operator, 617
ECAT, 186
exhaustive pattern generator, 519
economic efficiency, 39
exhaustive test generation, 160
economy, 6
exhaustive testing, 495, 499
EEPROM, 254, 563
expert system, 18
Eichelberger, 160, 467, 477, 502, 624
explicit clock model, 231
Eklran, 59, 155
electrical fault, 30
electromagnetic interference, 12, 260
electromigration, 260
electron beam tester, 18
electron beam testing, 129
electronic bed-of-nails, 491
electronically erasable programmable ROM, 254
electrostatic discharge protector, 583
energized coverage, 400
element node, 399
emulation, 10
EMI, 12, 260
emulated instrument, 336
energy function, 165
engineering economics, 35
enhanced-scan delay testing, 430
enterprise, 38
envelope delay distortion, 323
EPROM, 254
equivalence collapsed set, 74
equivalence collapsing, 75
equivalence state, 221
equivalent fault, 599
equivalent input noise, 380
equivalent state hashing, 199
erasable programmable read-only memory, 254
erasure, 58, 259
erasure bound, 121
error correction and translation circuit, 186
error correction and translation circuit, 186
error detection probability, 518
erasure rate statistics, 610
erasure seeding, 610
erasure tolerance, 316
erasure vector, 507
erasure-correcting code, 489
erasure-correcting code, 489
escape probability, 16
ESD damage, 439, 583
essential prime implicant, 177
EST, 199
essential prime implicant, 177
evaluation frontier, 199
fault, 103
event digitizer, 379
event, 103
event scheduling, 103
fault model, 4, 59, 257
fault propagation, 162
fault sampling, 121, 506
fault sensitization, 162
fault simulator, 88
fault tree, 600
fault-event, 113
fault-list, 113
fault-parallelism, 248
faulty column map, 257
faulty row map, 257
FC, 36
FDM, 352
feature scaling, 14
feedback bridging fault, 61, 64
feedback index, 235
feedback network, 503, 504, 523
feedback set, 235
feedback-free circuit, 226
FFT, 341, 346, 348
FFT leakage, 358
fictitious delay element, 235
field, 495
field reject rate, 48
field repair, 495
field-programmable gate array, 563
filter settling time, 317, 337, 342, 370
final objective, 194
firm core, 606
first-order partial derivative of network function, 398
first-order sensitivity, 398
fitness function, 247
five-valued algebra, 159
fixed costs, 35, 36
fixturing setup time, 524
flat description, 94
flicker noise, 380
flip-chip technology, 13
flip-flop distance contribution, 241
flip-flop initialization, 466
flip-flop reset hardware, 523
floating gate defect, 441
floating node, 98
floating pin technique, 452
floating point ADC, 338
floating state, 98
FMA, 8, 23, 58
FMCK, 236
FMOSIM, 116
formal verification method, 85
forward implication, 172, 189
forward substitution, 396
Foster, 625
Fourier, 341
Fourier voltmeter, 343, 345
Fourier's first principle, 343
Fourier's second principle, 344
FPGA, 563
frame processor, 26
freak failures, 20
Freeman, 109, 156, 238
frequency bin, 341, 349
frequency division multiplexing, 314, 352
frequency leakage, 349
frequency modulation, 353
frequency-shift keyed signal, 320
Friedman, 621, 625
Frohwinkel, 489, 513, 514
FSK, 320
FSR, 323
Fujisawa, 65, 176, 192, 193, 621
full channel test, 366
full scale range, 323
full-scan, 467
full-scan design, 157
functional fault, 61
functional level, 60, 91, 92, 389
functional model, 264
functional test, 21, 30, 59, 78, 156, 312, 386, 389, 596, 597
functional tests for ATE, 11
functionally sensitizable PDF, 426
FVM, 345

GA population, 247
gain error, 323
gain tracking test, 369, 372, 375
Galey, 78, 156
Galois field, 504
Γamma function, 46
Gandhi, 3
gate overhead, 474
gate oxide short, 441, 444, 446, 448
gate-delay fault, 61
GATEST, 247
GATTO, 247
gaussian probability density, 122
generator polynomial, 616
generic algorithm, 246
group theoretical model, 264
Ghosh, 628
glitch area, 314
glitch code, 327
global testing problem, 172
Gmin stepping, 393
Goel, 158, 176, 186, 187, 205, 219
Goessel, 625
Goldberg, 246
Goldstein, 130, 175
Golomb, 489, 615, 624
good machine signature, 513
good-gate, 113
good-event, 113
GPIB, 28
Graf, 625
graph theory flow problem, 400
graph transitive closure, 201
GRASP, 203
Gray code pattern generator, 543
gray-box model, 264
grass-defects, 435
ground loop, 260
growth fault, 61, 65
Grumberg, 625
guard pin, 592
guard wire, 592
guardbanding, 21
Gulati, 444, 448, 449, 626

Hachtel, 625
half-channel test, 366, 369
Hamida, 398, 402
Hamiltonian sequence, 287
Hamming distance, 252, 600, 617
hard core, 606
hard fault, 387
hard-core, 465, 498
hardware description language, 91, 569
hardware diffactor, 512
hardware partitioning, 501
hardware sharing, 149
hardware test, 59
hardware-software co-design, 597
Harjani, 385
harmonic analog test, 398
harmonic distortion test, 374
Hawkins, 626
Hayes, 287, 514, 625
hazard, 540
hazard elimination, 169
hazard-free stuck-fault test, 69
HDL, 91
headline, 193
headline objective, 194
Healy, 622
Henning, 203
heterodyning, 315, 352
heuristic, 176
heuristic algorithm, 176
hierarchical decomposition, 491
hierarchical sensitivity analysis, 399
hierarchical test, 525
hierarchical test generation, 206
high impedance state, 98
high level, 60
high-speed operation test, 298
high-speed reload server, 26
high-speed undersampling, 341
HIGHZ instruction, 563, 585, 587
HLLO, 109
HITEC, 221, 224
Hnacek, 623
hold time test, 33
Holland, 246
Holman, 625
homotopy/simulation continuation, 393
Hopfield model, 165
Householder, 393–396
Householder’s formula, 395
Hsiao, 247, 625
Huang, 626
humidity, 260
hybrid cellular automaton, 511
hybrid pattern generator, 540, 543
hyperactive fault, 62
hypergeometric probability density function, 122
hysteresis, 326

IBM TestBench, 248
ICT, 491, 605
IDCODE instruction, 562, 585
ideal converter transfer function, 322
ideal white noise measurement, 381
idempotent coupling fault, 238, 270
idle channel noise, 374
IEEE 1149.1 standard, 549
IEEE 1149.4 standard, 575
IEEE 1450 standard, 607
IEEE P1500 standard, 607
IFA, 294
IFA-13 and Delay test, 296
IFA-13 test, 295, 296
IFA-6 test, 295
IFA-9 and Delay test, 296
IFA-9 test, 295
ILE, 326
IM, 315, 323, 349, 356
image number, 353
immediate assignment of uniquely-determined signals, 193
impedance matching, 578
implication arc, 202
implication graph, 165, 201
implication graph AND node, 203
implication procedure, 178
implication stack, 173
implicit clock model, 231
implicit clock rate, 340
implicit digitization, 377
improved unique sensitization procedure, 198
in pin, 571
in situ testing, 501
in-band test, 363
in-circuit test, 21, 491, 549, 575, 605
in-phase component, 344
incoming inspection, 17
incoming inspection test, 20
incompatible cubes, 177
incorrect component orientation, 575
increasing returns to scale, 41
incremental sensitivity, 398
independent analog parameter, 404
independent faults, 206
indistinguishability condition, 73
inductance, 12
inductive fault analysis, 258, 264, 294
inertial delay, 99
infant mortality failures, 20
infinitely sharp band-pass filter, 346
information content, 339, 341
information loss, 322, 513
information redundancy, 259
initial condition, 518
initial state, 223
initialization, 212
initialization fault, 62, 70, 217
initialization phase, 240
initialization vectors, 239
INL, 326, 364
inout pin, 571
INPUT cell, 571
input leakage, 302
input MUX, 494, 496, 512, 526
Instruction 1, 198
Instruction 2, 198
instruction fault, 62, 597
instruction register, 553, 571
instruction register Opcode, 571
integer-ratio synchronization, 319
integral linearity error function, 326
integral non-linearity, 326
integral non-linearity error, 364
integrated services data network, 540
integration interval, 337
intellectual property, 606
inter-gate bridge, 447
interconnect analog test, 586
interconnect bridging, 441
interconnect test, 591
interdiffusion, 260
intermittent fault, 62, 65, 259
intermodulation component, 356
intermodulation distortion, 315, 323, 356, 359
intermodulation distortion test, 374
intermodulation product, 349, 361
INTERNAL cell, 571
internal exclusive-OR LFSR, 507
internal memory state, 212
International Telegraph and Telephone Consultative Committee, 359
interrupt test, 305
interval counter, 380
INTEST instruction, 560, 588, 589
intra-gate bridge, 447
intrinsic error, 370
intrinsic parameter, 315, 323
inversion coupling fault, 258, 269
inverted signal flow graph, 407, 412
invertible function, 513
ionic contamination, 261
IP, 606
IP core, 606
irreducible polynomial, 495, 616
irreducible trace, 356
irredundant test, 263
ISDN, 540
isolation transistor, 585
Iyengar, 61
Jacobian matrix, 393
Jain, 131, 534
Jalote, 625
JEDEC, 562
Jha, 69, 148, 625
jitter, 315
jitter noise, 376
jitter testing, 299
jitter-induced sampling error, 358
Johnson, 625
Johnson counter pattern generator, 543
Joint Electron Device Engineering Council, 562
Joint Test Action Group, 549
JTAG, 549
JTAG bi-directional pin, 565
JTAG boundary scan, 496
k-coupling fault, 269, 272
Kaminska, 206, 398, 402, 622
Khare, 627
Kime, 692, 610
Kimoshita, 239, 536, 537
KMS algorithm, 437
Kolavi, 621
Koren, 625
Krštić, 624
ks/s, 315
Kundu, 625
Kunit, 200, 626
Kurshan, 626
Lala, 625
latch-up, 459
lattice, 261
law of diminishing returns, 40
layout optimization, 434
leaf-macro, 610
leakage, 591
leakage current, 302
leakage fault, 444, 446, 448
leakage fault table, 450
leakage test, 302
learning procedure, 197
Lee, C. Y., 158
Lee, M. T. C., 626
legacy core, 606
level numbering, 180
level order, 132, 135
level ordering algorithm, 136
level-sensitive scan design, 50, 477, 524, 528
levelization, 102
levelization procedure, 226
Levi, 439
LFSR, 300, 495, 498, 503
LFSR cycle length, 505
LFSR up/down counter, 531, 534
LFSR with all-zero pattern, 530
lightening arrester, 15
Lim, 391, 422
INDEX

Lin-Reedy algebra, 424
Lindbloom, 624
line, 267
line delay test, 428
line justification, 162
line-delay fault, 61, 62
linear analog fault simulation, 395
linear depreciation, 38, 54
linear feedback shift register, 300, 495, 498, 503, 519
linear phase shifter, 512
linear quantization error, 364
linear system, 516
linkage pin, 571
linked fault, 278
Linn, 626
logic analyzer software, 28
logic cone, 160
logic design, 7
logic error, 259
logic level, 91, 92, 132, 148
logic transformation fault, 180
logical fault, 63, 263
Lombardi, 621
long-run production, 38
loop, 233
loopback circuit, 527
loopback test, 540, 581
loss variability test, 372
low-pass case, 353
lowest replaceable unit, 596
LRU, 596
LSSD, 50, 477, 524, 528
LTX Fusion tester, 28

M1, 581
M2, 581
macro test, 609, 610
macroeconomics, 36
Mahoney, 309, 622
maintenance log, 601
maintenance test, 48
Malaya, 61, 446, 626
Maly, 627
mandatory assignment, 197
Manning, 465, 625
manufacturing test, 17, 59
Mao, 444, 448, 449
MARCH A test, 281, 285
MARCH B test, 281, 285
MARCH C and Delay test, 296
MARCH C test, 281, 296, 532, 539
MARCH C – test, 285, 304
march element, 263
MARCH G test, 295
march test, 263
MARCH X test, 285
MARCH Y test, 285
MARCHING 1/0 test, 281
marginal product, 39
Marlett, 219
MARS hardware accelerator, 116
mass production, 41
master, 212
material defect, 58
material grains, 260
matrix period, 504
MATS test, 281, 285
MATS+ and Delay test, 296
MATS+ test, 263, 285, 296, 533, 536
MATS++ test, 285, 304
matured process, 46
Maunder, 623
maximal element tolerance, 401
maximal length LFSR, 503
maximum clock rate, 323
maximum recursion depth, 201
maximum relative variation, 403
Maxwell, 441, 447
Maxzunder, 247, 626, 628
McAmey, 624
McChesney, 54, 130, 502, 517, 528, 621
MCM, 605
McMillan, 626
MDCCS, 249
Mealy machine, 271
mean, 360
measured distortion, 376
measurement, 315
measurement error, 315, 386, 577
measurement tolerance, 407
measurement uncertainty, 360
memory address scrambling, 534
memory BIST, 529, 543
memory cell, 258
memory parametric testing, 301
memory system bus burnout, 567
memory width, 258
MEMS, 259, 310
MEMS part, 613
Menon, 78, 111, 112, 621
Mercer, 197, 204, 428, 628
metal migration, 14
Metze, 465, 625
MFVS, 481
micro electro-mechanical system, 259, 310
micro-strip probe card, 299
microeconomics, 35
microprocessor clock rate, 9
microprocessor core, 606
microprocessor test, 10, 60, 62, 157, 158, 248, 598
Mico, 621
Miller capacitance, 591
minimal element tolerance, 401
minimum feedback vertex set, 481
minimum relative variation, 403
minimum-delay simulator, 100
misloaded component, 577
MISR, 300, 499, 516
INDEX

MISR aliasing, 519
missing code, 326
missing cross-point, 61
mixed-signal circuits, 578
MLT, 115
MNA, 395
model A, 433
model B, 433
model C, 433
model checking, 85
modified nodal analysis, 395
modular LFSR, 507
modulo-2 arithmetic, 504, 615, 618
Modus Ponens, 198
Modus Tollens, 198
monic polynomial, 509
Monte-Carlo analysis, 265
Monte-Carlo simulation, 397
Moore, 12, 168
Moore's Law, 12, 168
MOTS, 116
MOZART, 116, 246
multi-dip module, 605
multi-domain concurrent and comparative simulation, 249
multi-list traversal, 115
multi-phase test point, 529
multi-site testing, 29
multi-tone measurement, 358
multi-tone testing, 315, 359
multi-valued algebra, 424
multiple analog fault model, 402
multiple backtrace, 194
multiple fault, 63
multiple fault analog test, 412
multiple fault model, 256
multiple parametric fault, 388
multiple path sensitization, 162
multiple scan register, 474
multiple signature checking, 517
multiple-delay, 100
multiple-input signature register, 300, 499, 516
multiple-observation test, 218
multiple-path fault sensitization, 159
multiple-use enable signals, 565
multiple-weight test, 510
multiply-testable path-delay fault, 63
multiply-testable PDF, 426
mutation, 247
Muth, 159, 217, 218, 245
mutual comparator, 331, 534

Nadeau-Dostie, 532, 606, 607, 623
nail, 549
Nandi, 624
nano electronics, 613
narrow-band tone set, 362
near-Gaussian amplitude distribution, 362
Needham, 624
negative binomial probability density function, 45, 49
negative WSF, 536
neighborhood, 235, 272
neighborhood pattern sensitive fault, 258, 272
neighborhood pattern sensitive fault RAM BIST, 538
neighborhood size, 258
NEMESIS, 203
netlist, 70, 84
network transfer function, 398
neural net ATPG, 201
neural network, 165
new generation, 247
Newton, 628
Newton's method, 412
next state, 212
Nikos, 534, 539, 625
nine-valued algebra, 159, 218
noise, 315
noise power, 381
noise power ratio, 323
noise referred to input, 380
noise rejection test, 589
noise uncertainty, 381
nominal component value, 398
non-Boolean primitive, 206
non-classical fault, 64
non-coherent sampling, 350
non-coherent waveform, 350
non-concurrent BIST, 530
non-concurrent testing, 495
non-deterministic device, 315
non-feedback bridging fault, 61
non-harmonic bin, 357
non-linear distortion, 357
non-linear distortion measurement, 357
non-linear system, 525
non-linearity error, 323
non-permanent fault, 259
non-primitive polynomial, 518
non-robust path-delay test, 420
non-separable code, 617
non-static analog test, 591
Norby, 78, 156
normal probability density, 122
normal system function, 498
normalized correlation, 343
NORTEL standards, 372
NP-Completeness, 166
NPR, 323
NPSF, 258, 272
NPSF fault detection algorithm, 290
NPSF fault location algorithm, 290
NS, 212
number of equivalent bits, 364
numerical differentiation formula, 409, 411
Nyquist, 340
Nyquist frequency, 352
Nyquist frequency bin, 341
Nyquist interval, 352
Nyquist limit, 341, 353
Nyquist region, 352

OBF, 258, 271
objective, 175, 187
observability, 129
observation point, 404, 529
observe-only boundary scan cell, 564
OBSERVEONLY cell, 571
octave, 361
off-path signal, 420
off-set, 222
on-path signal, 420
on-set, 222
one-step relaxation, 392
ones counting, 513
opto-electronic devices, 613
opto-electronic interconnect, 613
OR bridging fault, 61, 258, 271
orthogonal tones, 356
orthogonality, 348
oscillation fault, 64, 108
oscilloscope software, 28
Oseiran, 622
out pin, 571
out-of-band measurement uncertainty, 363
out-of-band test, 363
output drive current test, 32
output short current test, 31
OUTPUT2 cell, 571
OUTPUT3 cell, 571
over-voltage power supply, 20
oversampling filter, 352

P/AR, 359
package defect, 58
package handler, 27
package sealing, 260
Palchandhuri, 624
parallel BIST, 538
parallel division synchronization, 340
parallel fault simulator, 107
parallel iterative simulator, 125
parallel memory BIST, 533
parallel shift register pattern generator, 522
parallel value list, 125
parallel-pattern single-fault propagation, 125, 302
parameter node, 399
parametric analog fault test, 399
parametric fault, 64, 315, 387
parametric fault test, 398
parametric measurement unit, 27, 30
parametric test, 11, 21
parasitic, 58, 98, 294, 356, 442, 581
PARIS, 125
parity checking, 513
parity test, 300
Parker, 130, 238, 502, 549, 552, 575, 623
partial hardware partitioning, 501
partial-scan, 479
partially detectable fault, 226
partially testable path, 426
partitioned test bus interface controller, 590
partitioning, 171, 490, 595, 608
pass/fail test, 315
passive neighborhood pattern, 288
passive neighborhood pattern sensitive fault, 258, 272, 287
Patel, 204
path classification, 428
path count, 162
path sensitization, 162
path variable, 203
path-delay fault, 61, 64, 420
path-delay fault BIST, 542
pattern generator, 492
pattern matching, 26
pattern memory, 26
pattern multiplexing, 24
pattern sensitive fault, 63, 65, 272
PDB, 366
PCB, 58, 65, 490
PCM, 366
PDF, 178
PE, 26
peak-to-average ratio test, 359
peak-to-peak composite waveform swing, 360
peak-to-RMS ratio, 362
Peled, 625
perfect test, 309
performance overhead, 477, 493
performance parameter, 316, 323
periodic spectrum, 351, 352
permanent fault, 65
Peterson, 489, 509
PGA, 322
PFG, 49
phase drift, 359
phase lead measurement, 359
phase meter, 346
phase shifter, 522
phase-locked loop, 299, 315, 319
phone ringing frequency, 366
physical design, 8
physical fault, 65, 263
PI, 12, 212
Pflorski, 624
pin, 26
pin electronics, 26
pin fault, 65
pin multiplexing, 24, 27
pin overhead, 493
pin protection diode, 30
pin solder fault, 575
pin-permission mode, 552
pinhole short, 441
pink noise, 316, 381
pipeline circuit, 226
pipeline processor, 225
pipelining, 225
PLA, 61, 65, 502
PLA fault, 65
PLL, 299, 315, 319
PMU, 27, 30
PFP, 288
FNP, 258, 272, 287
PO, 212
Poate, 156
PODEM, 186
pogo pin, 26
polar output, 346
polynomial divider, 515, 617
polynomial modulus arithmetic, 615
polynomial multiplier, 616
Pomeranz, 206, 427, 428
population size, 121
port X/Y separation, 305
positive WSF, 536
potentially detectable fault, 62, 66, 112, 218
power consumption during test, 436
power consumption test, 31
power density, 14
power supply fluctuation, 260
power-set, 201
power-to-bandwidth ratio, 381
power-up state, 218
PowerMill, 479
PPI, 135, 212
PPO, 135, 212
PPSF, 125, 502
Pradhan, 200, 625, 627
precision measurement unit, 452
PREDICT, 130
PRELOAD instruction, 559, 567, 585
present state, 212
pressure, 260
primary input, 12, 212
primary output, 212
prime tones, 356
prime-ratio locking, 319
primitive band, 316, 341
primitive D-cube of failure, 178
primitive frequency, 316, 339
primitive frequency bin, 350
primitive period, 341
primitive polynomial, 300, 495, 509, 518, 619
primitive spacing, 339
primitive spectrum, 352
printed circuit board, 58, 65, 490
private branch exchange, 366
probability density function, 123
probability generating function, 49
probe card, 24
PROBE instruction, 587
probe membrane, 24
probe needle, 24
probe pad, 591
probe test, 20, 30
process defect, 58
process diagnosis, 8, 47
process monitor resistor, 591
process monitor transistor, 591
process simulation, 46
process yield, 44
product quality, 35
production, 38
production output, 38
production test, 19, 390
programmable anti-aliasing filter, 322
programmable logic array, 61, 65, 502
programmable reconstruction filter, 320
programmable-gain amplifier, 322
propagation cost, 243
propagation D-cube, 177
propagation delay, 99, 101
propagation delay test, 33
propagation profile, 529
prototyping turn, 489
PS, 212
pseudo LFSR, 540
pseudo-Boolean equation, 165
pseudo-exhaustive testing, 495, 499, 501
pseudo-primary input, 135, 212
pseudo-primary output, 135, 212
pseudo-random phase distribution, 362
pseudo-random testing, 496, 498
pseudo-stuck-at fault, 447
PSF, 272
pull-up resistance, 448
pulse code modulation, 366
pulse modulation, 353
pulse train matching, 26
PVL, 125
quadrature computation, 346
quadrature correlator, 345
quality, 6
quantization bin, 358
quantization distortion, 357, 358, 364
quantization distortion component, 349
quantization distortion measurement error, 363
quantization error, 316, 364
quantization noise, 376
quantization power, 357
quantization uncertainty, 381
quantum electronics, 613
quantum voltage, 316, 325, 326
quiescent current, 14, 69, 440
quiescent current monitor, 458
QUIETEST algorithm, 451
r, 262
r0, 262
r1, 262
race, 66, 214, 233
race fault, 66, 108, 112
radiation, 261
radiation coupling, 12
radiation noise induced errors, 12
INDEX

radio frequency circuit, 613
Rajski, 201, 506, 529, 624
Rajsuman, 625–627
RAM, 253
random defects, 45
random logic BIST, 495, 543
random noise, 349, 357, 386
random noise power, 376
random pattern generation, 502
random power, 357
random sampling, 339
random-access scan, 467, 484
random-first-detection variable, 506
random-pattern resistant fault, 512
range of measurement uncertainty, 361
RAS, 467, 484
rated-clock, 9
rated-clock delay test, 434
read-only memory, 254
real analog fault coverage, 404
real event, 423
receive filter, 355
receive memory, 318
reciprocal characteristic polynomial, 531
reconstruction, 352
reconstruction filter, 318
reconvergent fanout, 67, 130, 132
rectangular output, 346
recursive learning, 200
Reddy, 263, 422, 427, 428
reduced coupling analog switch, 592
reduced functional fault, 266, 267
redundancy identification, 168
redundant fault, 66, 70
redundant implicant, 169
redundant memory column, 257
redundant memory row, 257
reference quality voltage, 583
reference RAM, 380
refresh signal, 267
Reghbat, 263, 621
reset-transfer level, 60, 92, 149
reject rate, 453
reject ratio, 48, 491
relative amplitude, 363
relative analog element deviation, 401
relative deviation, 401
relative prime numbers, 338
release time test, 33
reliability, 492
reliability reduction, 493
Rent’s rule, 13, 609
repair, 47
repair using redundant cells, 21
requirements, 7
residue, 616
resistive bridge, 447
resistive short, 444
response compacter, 492
restricted SNPSF Test, 538
restricted stuck-at fault, 300
reverse pattern simulation, 205
reverse-order simulation, 90
RF circuit, 613
RFD, 506
ripple, 336
rise and fall time test, 33
RMS, 336, 346
RMS function, 381
RMS quantization uncertainty, 325
Roberts, 622
ROM, 254, 498
root mean square, 336, 346
root mean square function, 381
root node, 158
Ross, 78
Roth, 78, 116, 155, 156, 159, 176, 218, 626
routing channel, 475
row decoder, 266
Roychowdhury, 624
RPG, 502
RTL, 380
RTL, 60, 92, 149
Rudnick, 247, 628
rule 150, 511
rule 90, 511
rule of ten, 44, 495
RUNBIST instruction, 552, 562, 588
running time tests, 304
s-graph, 225, 480
S/N ratio, 360
s/s, 316
SA0, 267
SA1, 267
Sachdev, 627
SAF, 258, 266
Sahuja, 536, 537
Sami, 621
sample, 121
sample coverage, 121
SAMPLE instruction, 559, 567, 585
sample set information, 377
sample size, 121
sampler, 27
sampling interval, 337
sampling jitter, 352
sampling point, 351
sampling rate, 337
sampling with replacement, 121
sampling without replacement, 121
Samuelson, 35
Sanjogwani-Vincentelli, 621
Sastry, 627
satisfiability expression, 165
SATURN, 248
Šavir, 130, 506, 624
SB1 switch, 583
SB2 switch, 583
scan chain, 522
scan chain boundary, 448
scan clock frequency, 479
scan design, 43, 467
scan flip-flop, 468
scan flush test, 50
scan for delay test, 431
scan multiplexer skew, 479
scan overhead formula, 474
scan overheads, 474
scan power dissipation, 479
scan register, 467
scan shift delay test, 431
scan test length, 473
scan testability rules, 469
scan-functional delay test, 431
scan-hold flip-flop, 483
SCAN, 468
scanning electron microscope, 18
SCANOUT, 468
scatter, 360
SCF, 258, 271
schedule slippage, 489
Schuler, 238
Schulz, 197, 198
SCRTSS, 222
SCOAP, 130
scrambled address lines, 294
SD switch, 583
search space, 158
search-space parallelism, 249
second harmonic distortion, 356
second-order analog transfer function, 406
second-order harmonic, 361
seed value, 515
segment-delay fault, 61, 67
selection, 247
self-test control, 498
Sells, 625
SEM, 18
semaphore, 306
semaphore test, 306
SEMATECH experiment, 50, 455
send memory, 318
sense amplifier, 266
sense amplifier recovery fault test, 304
sensitivity analysis, 401
sensitivity matrix, 399
sensitivity-based analog test generation, 398
sensitization value set, 236
sensitized pth segmentation, 501
sequential 0-controllability, 131, 140
sequential 1-controllability, 131, 140
sequential depth, 148, 226
sequential fault simulation complexity, 166
sequential observability, 131, 140
sequential robust test, 433
sequential sampling, 125
serial fault simulation, 106
service interruption, 494
Sheshu, 109, 156, 238
SEST, 221
set-up time test, 33
Seth, 53, 65, 69, 129–131, 505, 621
Seth and Agrawal model, 53
settling time, 316, 448
SFG, 406
SG switch, 583
SH switch, 583
Shannon, 353
Shannon’s expansion theorem, 161
Shannon’s sampling theorem, 353
Sharma, 626
Shepards, 627
Shi, 392–395
shift register sequence, 489
shift test, 471
shift-DR state, 562
shift-induced bit correlation, 511
Shmoo plot, 19, 28
shop replaceable unit, 596
short resistance, 446
short-run production, 38
shot noise, 380
shrinkage fault, 61, 65
SIC, 436, 542
SIC test, 425
signal cycle, 337
signal flow graph, 389, 396, 406
signal flow graph self-loop, 409
signal information preservation, 353
signal lag, 342
signal lead, 343
signal-to-distortion test, 373
signal-to-noise ratio, 360
signal-to-quantization noise, 319
signal/total distortion test, 375
signature, 489, 496, 513, 514
signature analysis, 513
silicon on insulator, 236
simple interconnect, 577
simplex method, 398, 401, 402
Simpson, 627
simulation, 101
simulation level, 91
simulation-based test generator, 214
simulator, 83
sinc correction, 320
sinc distortion, 354
sine wave generator, 27
Singh, 628
single cell stuck-at fault, 63
single fault detection phase, 242
single input change test, 425
single parametric analog fault, 387, 401
single stuck-at fault, 71
single-clock scan, 471
single-input changing pattern, 542
single-input-change, 436
single-tone testing, 316
single-tone uncertainty, 363
single-weight set, 510
singly-testable path-delay fault, 420
singly-untestable path, 426
singular cover, 177
sink node, 407
Sivaraman, 624
six sigma, 439
six sigma quality, 491
skewed-load delay test, 431
SL switch, 583
slave, 212
sleeping sickness, 295
slew limiting, 362
SLIC, 366
slow clock test, 11
slow-clock delay testing, 432
Smith, 422
SMT, 491, 551, 605
Smithen, 219
SNPSF, 258, 273, 287, 536
SOAF, 236
SOC, 15, 386, 605, 611, 613
Socrates, 197, 204
soft core, 606
soft fault, 387
soft fault test, 398
SOFTG, 219
SOI, 256
solder bump, 549
Soma, 386, 622
Somenzi, 625
Souders, 335
cource event, 102
cource node, 407
source stepping, 393
spare column, 257
spare row, 237
sparkle code, 327
sparse sampling, 381
specialization, 41
specification, 4, 6, 7
specification testing, 389
specification-based test, 312
spectra, 341
spectral component, 342
spectral image, 354
spectral line power, 349
spectral mirror image, 351
speed binning, 21
spike suppression, 127
SPLIT data structure, 221
spot delay defect, 435
SRAM, 253
SRU, 596
SSQ, 349, 381
stacked capacitor, 256
STAFAN, 125
Stahlke, 619
staircasing, 320
STALLION, 222
standard cell, 475
standard cell library, 94
standard deviation, 360
standard LFSR, 503
standard test interface language, 607
standby current test, 305
STAR-BIST, 512
star-fault, 64, 66
state coupling fault, 258, 271
state observation, 212
state transition graph, 222
statement coverage, 60, 597
static analog test, 398
static analysis, 129
static burn-in, 44
static compaction, 205
static differential linearity, 323
static electrical discharge, 260
static integral linearity, 323
static learning, 197
static neighborhood pattern sensitive fault, 258, 273, 536
static path sensitization, 420
static RAM, 253
static testing, 435
static timing analysis, 434
statistical fault analysis, 125
statistical sampling, 381
statistically independent signals, 348
statistically orthogonal signals, 348
steady state, 14
STEED, 222
STG, 222
STIL, 607
Stoffel, 626
STRATEGATE, 247
stratified sampling, 125
strobe time, 26
Stojewas, 624, 627
Stroud, 534, 41
structural analog circuit test, 406
structural fault, 67
structural test, 59, 78, 155, 156, 386
structural view, 389
structure graph, 480
structured DFT, 467
stuck-at fault, 65, 67, 156, 258, 267
stuck-closed fault, 446
stuck-on fault, 14, 68
stuck-open address decoder fault, 258
stuck-open fault, 67, 444
stuck-open transistor, 448
stuck-short fault, 67, 70
STUMPS, 522
sub-threshold conduction, 440, 455
sub-threshold conduction leakage, 459
subscriber loop, 366
subscriber loop interface circuit, 366
substrate coupling noise, 380
Suk, 263
Index

sum of squares, 349, 381
super gate, 130
super linear speed up, 41, 249
superposition error, 326
superposition principle, 516
surface-mount technology, 491, 551, 605
swept frequency measurement, 358
switch level, 91, 92
switching delay, 99
switching relay, 318
symbolic simulation, 97
symmetric coupling fault, 270
symmetrical quantization, 357
synchronous circuit, 212
synchronous interference, 360
syndrome, 604
syndrome polynomial, 617
syndrome testing, 513
Synopsys, 171
synthesis, 84
system, 259, 595
system clock, 523
system clock phase, 235, 236
system logic, 552
system test, 48
system voltmeter, 587
system-on-a-chip, 15, 386, 575, 605, 611, 613
t-diagnosability, 610
Taferthofer, 167, 203
TAM, 608
tap coefficient, 504
TAP controller, 555
TAP controller power-up reset, 557
TAP controller timing, 557
TBIC, 581
TC, 36
TCK, 553, 566, 580
TDANPSF1G test, 291
TDI, 553, 580
TDO, 553, 580
TDR, 299
TDSNP SF1G test, 291
technological efficiency, 35, 38
technology-dependent fault, 60
TEGRAS, 109
TEGRUS, 203
temperature, 260
termination resistor, 586
test access mechanism, 608
test bus interface circuit, 580
test complexity, 13
test controller, 496
test cube, 180
test description language, 28
test economics, 35
test escape, 456
test generation algebra, 159
test generation complexity, 166
test generation system, 204
test head, 24, 26, 29
test invalidation, 422
test invalidation problem, 64, 542
test length estimation, 505
test pattern diffraction, 512
test period, 337
test plan, 22
test point, 404, 491
test point insertion, 528
test program, 18, 22, 30
test program generation system, 22
test scheduling, 610
test set length prediction, 146
test sink, 608
test site characterization, 20
test source, 608
test syndrome, 599
test vectors, 18, 22
test-collar, 606
TEST-DETECT procedure, 116
Test-Logic-Reset state, 567, 571
test-pattern augmentation, 512
test-pattern compaction, 512
test-pattern generator, 496
test-per-clock system, 521
test-per-scan system, 521
test-wrap per, 606
testability analysis, 129
testability index, 148
testable path, 426
testbench, 9, 92, 102
tester load board, 452
tester-independent program, 23
testing, 8
testing burnout, 14
testing cost, 10, 35
testing epoch, 516
TF, 258, 266, 268
Thadikaran, 626
Thatte, 286
THD, 358
thermal noise, 380
thermal verification, 614
thermometer code, 327
Thibeault, 456, 457
third harmonic distortion, 356
three-satisfiability, 164
three-sigma range, 123
three-state truth table, 97
threshold test, 32
threshold voltage, 14
tiling method, 289
time difference, 380
time domain analog measurement, 398
time domain reflectometer, 299
time measurement unit, 379
time slot, 105
time to market, 35
time wheel, 105
time-frame, 216
INDEX 689

time-frame bound, 225
time-frame expansion, 214, 215
timed integrator, 336
timing analysis, 434
timing design of scan path, 479
timing level, 91, 92
Timoc, 624
TLAPNPSFI test, 290–292
TLAPNPSFT test, 291
TLAPNPSFT2 test, 291
TLSNPSFI test, 281, 291
TLSNPSFT test, 291, 292
TLSNPSFT2 test, 291
TMS, 553, 580
TMS1, 556
TMS2, 556
TMU, 379
toggle coverage, 61
tolerances, 386
tone, 316
tone frequency, 337
tone pruning, 361
top-down design, 595
topological analysis, 129
TOPS, 197
total bus fault, 61
total cost, 36, 39
total harmonic distortion, 358
TPG, 22, 496
TRAN, 201, 203
transfer map, 323
transient fault, 259
transient region, 99
transistor fault, 70
transistor trans-conductance, 387
transient count, 514
transient count test, 489, 514
transient counter, 513, 519
transient fault, 258, 268, 428
transition tour, 87
transition-delay fault, 61, 70
transitive closure, 166
transmission parameter, 316, 323
transmission test, 317, 372
transmit RAM, 371
transparent test, 530, 539
transport delay, 99
tree, 67
tree leaf, 158
tri-state behavior, 167
tri-state logic, 206
trial vector, 240
tristated leakage, 302
tristated output leakage current, 302
TRST, 553, 580
true power, 348
true process yield, 50
true-value simulator, 84
trunk signaling test, 359
truth expression, 165
Tsui, 624
TSUNAMI, 204
Tulloss, 623
Turino, 624
two-clock scan, 471
two-coupling fault, 268
two-group method, 289, 536
two-satisfiability, 164
type 1 LFSR, 503
type 2 LFSR, 507>Type 1 neighborhood, 272, 536>Type 2 neighborhood, 272, 538
Tyszer, 624
Ulrich, 115, 628
undersampling, 352
unfactorable tones, 356
unidirectional stuck-at fault, 300
uniform sampling, 353
uninitialized memory state, 215
unique sensitization, 193
unit test period, 316, 337, 341
unit-delay simulator, 100
universal rule for non-coherent sampling, 353
unlinked fault, 278
unnecessary hardware, 168
unpowered open, 441
unpowered testing, 578
unrolling, 215
untestable fault, 66, 70, 158
UpdateDR signal, 559
USE statement, 571
user-defined instruction, 553
USERCODE instruction, 563, 585
U TP, 337, 341
Uyar, 626
validatable non-robust test, 426
van de Goor, 233, 263, 266, 274, 278, 530,
534, 537, 626
variable costs, 35, 36
variable-clock delay testing, 432
variance, 123
VC, 36
VCO, 337
vector bus architecture, 318
vector compaction, 9, 87
vector dot product, 342, 347
vector editor, 23
verification, 8
verification testing, 14, 17, 18, 500
verification vectors, 87
Verilog, 91, 490
VHDL, 91, 490, 569
VHDL package, 570
VHDL package body, 570
via resistance, 444
vibration, 260
Vinnakota, 385, 622
virtual decision level, 325
virtual edge, 325, 368
virtual memory, 253
virtual test, 28, 314
VLASIC, 294
VNR test, 426
voltage bump, 301
voltage bump test, 301
voltage compliance limit, 587
voltage drop device, 458
voltage noise, 380
voltage testing, 155
voltage transmission, 591
voltage-controlled oscillator, 337

w, 262
w0, 262
w1, 262
Wadsack, 68
wafer prober, 27
wafer sort test, 20, 30
wafer yield, 45
Waicukauski, 160, 624
Walker, 628
waveform correlation, 342
waveform digitizer, 318, 322
waveform generator, 27
waveform information content, 355
waveform synthesizer, 318, 320
weak fault, 445, 448, 449
weak fault table, 450
weight select line, 511
weight-sensitive fault, 536
weighted pseudo-random pattern generation, 160, 502, 510
weighted random patterns, 160
Welch, 489, 509
white noise, 316, 381
Wilkes, 57
Wilkins, 621
Williams and Brown model, 53, 55
Williams, M. J. Y., 467
Williams, T. W., 53, 55, 467, 483, 506, 518, 622, 624
wire-wrap board, 83
write driver, 266
write recovery fault, 531
write recovery fault test, 304
wrong chip insertion, 575
WSF, 536
Wunderlich, 161, 483

X-list propagation, 610
X-PATH-CHECK, 187

Yarmolik, 623, 624
yield, 19, 36, 45, 46, 53, 492
yield loss, 6, 456, 493
Yu, 117

Z-domain, 397
zero defects, 8, 439
zero transmission level point, 368
zero-delay simulator, 100
zero-order-hold sampling, 355
zero-width samples, 354
zone number, 353
Zorian, 623, 625