10

Field Effect Transistors

10.1 Introduction

There are several different types of field effect transistors (FETs), each of which has a different operational principle. For example, there are metal oxide semiconductor (MOS) transistors, junction field effect transistors (JFETs), static induction transistors (SITs), the punch-through transistors (PHTs), and others. All of these devices employ the flow of majority carriers. The most popular one among this group is the MOS transistor, which is primarily used in integrated circuits [T99, N06, S05]. In contrast, the JFET is not suitable for integration and so it is primarily fabricated as an individual device [E97, R99].

All FETs have very large input resistance on the order of $10^{12}$ $\Omega$. The MOS transistor typically operates with very small currents [N02] and thus for power electronics applications thousands of MOS transistors are connected in parallel. A JFET usually operates with larger currents. Both JFET and MOS transistors have relatively small transconductances, and this means that they cannot control current flow as effectively as bipolar junction transistors (BJTs). Since the parasitic capacitors are of the same order of magnitude, BJTs can charge and discharge these capacitors much faster and so BJTs are more suitable for high-frequency operations. Because current flow in MOS transistors is very close to the silicon surface where surface states can fluctuate with time, MOS devices have a relatively higher noise level, especially at low frequencies.

10.2 MOS Transistor

The MOS transistor can be considered a capacitor in which the applied voltage to the gate G would attract carriers (electrons in NMOS and holes in PMOS) from the semiconductor substrate. The layer of accumulated carriers near the surface conducts current between source and drain [T99]. If the voltage on the gate is increased, then more carries (electrons or holes) will be accumulated near the surface, causing a larger current to flow, as indicated in Figure 10.1. In order to better understand the process of carrier accumulation under the gate, the MOS structure must be analyzed in detail.

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>10.2</td>
<td>MOS Transistor</td>
</tr>
<tr>
<td>10.3</td>
<td>Junction Field Effect Transistor</td>
</tr>
<tr>
<td>10.4</td>
<td>Static Induction Transistor</td>
</tr>
<tr>
<td>10.5</td>
<td>Lateral Punch-through Transistor</td>
</tr>
<tr>
<td>10.6</td>
<td>Power MOS Transistors</td>
</tr>
</tbody>
</table>

References

Bogdan M. Wilamowski
Auburn University
J. David Irwin
Auburn University
10.2.1 MOS Structure and Threshold Voltage

Figure 10.2 shows the cross section of the MOS band structure with a p-type silicon substrate. Note that the Fermi level has a different location in every material. In metals, there is no forbidden energy gap and the Fermi level $E_{Fm}$ is on the edge of the conduction band. Albert Einstein received his Nobel Prize for the photoelectric effect, in which he was able to measure the energy required to free an electron from metal to the vacuum. This energy is now known as the work function $\phi_m$. Work functions for various materials are shown in Table 10.1.

It is important to note that the Fermi levels in semiconductors may depend on the doping level $N$ and on the type of impurities present. In the n-type material, the Fermi level $E_{Fs}$ is above the center of the energy gap $E_i$ and in the p-type material, the Fermi level $E_{Fp}$ is below $E_i$, as shown in Figure 10.2. The work function $\phi_s$ for intrinsic, i.e., undoped, silicon is 3.8 eV, as listed in Table 10.1, and the energy needed to free an electron from the p-type silicon is

$$\phi_s = 3.8 + \phi_F \quad \text{where} \quad \phi_F = V_T \ln \left( \frac{N_A}{n_i} \right)$$

and this energy is dependent on the acceptor doping level $N_A$ and intrinsic carrier concentration $n_i$. At room temperature in silicon $n_i = 10^{10} \text{ cm}^{-3}$. Similarly, in the n-type silicon:

$$\phi_s = 3.8 - \phi_F \quad \text{where} \quad \phi_F = V_T \ln \left( \frac{N_D}{n_i} \right)$$

Figure 10.2 shows the location of Fermi levels in metal and in the silicon.
Field Effect Transistors

and $N_d$ is the donor doping level. When positive voltage $V_G$ is applied to the gate, the metal’s band structure will move down by $qV_G$, as shown in Figure 10.3, and the depletion layer in the silicon will be formed.

Figure 10.3 shows the case with the gate (metal) biasing exactly at the threshold as the accumulation layer of carriers at the silicon surface is just being formed. This particular state, called strong inversion, is one in which the silicon surface is now a n-type level with the same electron concentration as the hole concentration in the bulk p-type silicon. It also means the voltage drop on the depletion layer is

$$V_d = 2\phi_F \tag{10.3}$$

Knowing the voltage drop $V_d$, the thickness $w$ of the depletion layer can be found from

$$w = \sqrt{\frac{2\varepsilon_r\varepsilon_0 V_d}{qN}} = \sqrt{\frac{4\varepsilon_r\varepsilon_0\phi_F}{qN}} \tag{10.4}$$

where

$$\varepsilon_{Si} = 11.8 \quad \varepsilon_v = 8.85 \cdot 10^{-14} \text{F/cm} \tag{10.5}$$

and $N$ is the impurity concentration in the silicon substrate. The charge of ionized impurities in the depletion layer is

$$Q_d = qNW = 4\varepsilon_r\varepsilon_0\phi_F qN = 6.68 \cdot 10^{-31} \phi_F N \tag{10.6}$$

![Figure 10.3](image-url)  
**Figure 10.3** MOS band structure with positive voltage on the gate $V_G$ in p-type silicon.

---

<table>
<thead>
<tr>
<th>Materials</th>
<th>$\phi_m$ (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si</td>
<td>3.8</td>
</tr>
<tr>
<td>p+Si</td>
<td>4.5</td>
</tr>
<tr>
<td>n+Si</td>
<td>3.05</td>
</tr>
<tr>
<td>Al</td>
<td>3.2</td>
</tr>
<tr>
<td>Mo</td>
<td>3.95</td>
</tr>
<tr>
<td>Au</td>
<td>4.1</td>
</tr>
<tr>
<td>Cu</td>
<td>3.8</td>
</tr>
</tbody>
</table>
On top of the depletion layer charge, there exists a silicon surface charge $Q_{ss}$ that depends on the silicon crystal orientation as indicated in Table 10.2.

Since the MOS structure can be considered as a capacitor, knowledge of the charge in silicon $Q_d + Q_{ss}$ yields the corresponding voltage

$$V = \frac{Q_d + Q_{ss}}{C_{ox}}$$  \hspace{1cm} (10.7)

The MOS structure unit capacitance is

$$C_{ox} = \frac{\varepsilon_{ox} \varepsilon_0}{d_{ox}} = \frac{3.45 \cdot 10^{-9}}{(\mu m)} - \frac{F}{(cm^2)}$$  \hspace{1cm} (10.8)

where $d_{ox}$ is the thickness of the oxide and $\varepsilon_{ox} = 3.9$. In addition to the electrical charges, the voltage drop on the depletion layer $V_d = 2\phi_p$ and the difference in the work functions should also be considered in determining the threshold voltage

$$\phi_{ms} = \phi_m - \phi_s = \phi_m - \left(3.8 + s\phi_p\right) = \phi_m - 3.8 - s\phi_p$$  \hspace{1cm} (10.9)

where the symbol $s$ indicates the sign, which is

$$s = \begin{cases} 
1 & \text{for n channel (p-type impurities)} \\
-1 & \text{for p channel (n-type impurities)} 
\end{cases}$$  \hspace{1cm} (10.10)

In conclusion, the threshold voltage for a MOS structure is given by

$$V_{th} = \frac{sQ_d - Q_{ss} + s\phi_{imp} F_{imp}}{C_{ox}} + s2\phi_p + \phi_{ms}$$  \hspace{1cm} (10.11)

Note that the effective charge can be controlled by ion implantation using $F_{imp}$ dose (cm$^{-2}$), which can be made from p-type or n-type impurities, and as a result, the threshold voltage can be properly adjusted.

**Example 10.1**

Calculate the threshold voltage $V_{th}$ for a MOS transistor with a p+ polysilicon gate and a p-type substrate with $N_A = 10^{16}$ cm$^{-3}$. Assume a <100> crystal orientation and a $d_{ox} = 0.1$ $\mu$m. Find the implantation dose required for adjusting the threshold voltage to $V_{th} = +2$ V. Specify if boron or phosphor should be used for implantation. The calculations required for this example are

$$\phi_p = \phi_i \ln \frac{N_A}{n_i} = 0.0258 \ln \frac{10^{16}}{1.5 \times 10^{10}} = 0.347 \quad 2\phi_p = 0.694$$
Field Effect Transistors

\[ s = \begin{cases} 
1 & \text{for n-channel (p-type substrate)} \\
-1 & \text{for p-channel (n-type substrate)} 
\end{cases} = +1 \]

\[ \phi_{ss} = \phi_{ns} - \phi_e = 3.8 + s\phi_e \]

\[ \phi_{ns} = 4.5 - (3.8 + s\phi_e) = 4.5 - (3.8 + 0.347) = 0.353 \]

\[ Q_d = qNw = \sqrt{4e_e e_q qN} = \sqrt{6.68 \cdot 10^{-31} \cdot 3.8 \cdot 0.347 \cdot 10^6} = 4.8145 \cdot 10^{-8} \]

\[ Q_{ds} \xrightarrow{<100>} 3.3 \cdot 10^{-9} \]

\[ C_{ox} = \frac{e_e e_q}{d_{ox}} = \frac{3.45 \cdot 10^{-9}}{0.1} = 3.45 \cdot 10^{-8} \text{ (F/cm}^2\text{)} \]

\[ V_{in} = s \frac{Q_d}{C_{ox}} + 2s\phi_e + \phi_{ss} = \frac{Q_{ds}}{C_{ox}} = \frac{4.8145 - 0.32}{3.45} + 0.694 + 0.353 = 2.35 \]

Since the requirement specifies a \( V_{th} = 2 \text{ V} \), this value must be lowered by 0.35 V:

\[ \Delta V_{th} = \frac{qF_{imp}}{C_{ox}} \]

\[ F_{imp} = \frac{\Delta V_{C_{ox}}}{q} = \frac{0.35 \cdot 3.45 \cdot 10^{-8}}{1.6 \cdot 10^{-19}} = 7.54 \cdot 10^{10} \text{ atm/cm}^2 \]

\[ \Delta V_{th} = \sqrt{2e_e e_q qN} \left( \sqrt{2\phi_e} + |V_{sb}| \right) \]

\[ \gamma = \left( \sqrt{2\phi_e} + |V_{sb}| \right) \]

\[ (10.12) \]

10.2.2 MOS Transistor Current Characteristics

Depending on the value of the drain-source voltage \( V_{DS} \), the MOS transistor characteristics are described by different formulas. For small values of \( V_{DS} \), known as the “linear” or “triode” region, the current is a strong function of the drain voltage, as shown in Figure 10.4. For large values of \( V_{DS} \), known as the “current saturation” or “pentode” region, the current is almost independent of the drain voltage. The threshold voltage obtained from Equation 10.11 is valid for the case in which the substrate has the same potential as the source for the MOS transistor. If the substrate is biased with an additional voltage \( V_{SB} \), then due to the substrate biasing, the threshold voltage will change by

\[ \Delta V_{th} = \sqrt{2e_e e_q qN} \left( \sqrt{2\phi_e} + |V_{sb}| - \sqrt{2\phi_e} \right) \]

\[ = \gamma \left( \sqrt{2\phi_e} + |V_{sb}| - \sqrt{2\phi_e} \right) \]

\[ (10.13) \]

\[ I_D = \begin{cases} 
K \left[ (\Delta)V_{DS} - 0.5V_{DS}^2 \right] (1 + \lambda V_{DS}) & \text{for } V_{DS} \leq \Delta \\
0.5K(\Delta)^2(1 + \lambda V_{DS}) & \text{for } V_{DS} \geq \Delta 
\end{cases} \]
where $\Delta$ shows how much the gate voltage $V_{GS}$ exceeds the threshold voltage $V_{th}$, i.e.,

$$\Delta = V_{GS} - V_{th}$$  \hspace{1cm} (10.14)

$$K = K' \frac{W}{L} = \mu C_{ox} \frac{W}{L}$$  \hspace{1cm} (10.15)

The $\lambda$ parameter describes the slope of the output characteristics in the current saturation region. Typical values of the $\lambda$ parameter are 0.02 to 0.04 [V$^{-1}$]. For small signal analysis, a MOS transistor in the current saturation region can be described by two parameters $r_m$ and $r_o$:

$$r_m = \frac{1}{g_m} = \frac{\Delta}{2I_D} = \frac{1}{K\Delta} = \frac{1}{\sqrt{2KI_D}}$$  \hspace{1cm} (10.16)

$$r_o = \frac{1}{\lambda I_D}$$  \hspace{1cm} (10.17)

Figure 10.5 shows a small-signal equivalent model of the MOS transistor. For the voltage-controlled circuit, the input capacitances need not to be included, i.e., input capacitance is a part of the previous stage. Assuming that the loading capacitance $C$ is the capacitance of the identical transistor of the next stage $C = C_{ox}WL$, the maximum frequency of operation is

$$f_{max} = \frac{1}{2\pi(r_m || r_o)C} = \frac{\sqrt{2\mu C_{ox} \frac{W}{L} I_D}}{2\pi C_{ox}WL} = \frac{2\mu I_D}{\sqrt{2\pi C_{ox}W}}$$  \hspace{1cm} (10.18)
Example 10.2

Consider the NMOS transistor described in Example 10.1 with $V_{th} = +2 \text{ V}$. Neglecting the channel length modulation (\(\lambda\)), and assuming the following parameters: electron mobility $\lambda = 0.03$, $\mu = 600 \text{ cm}^2/\text{Vs}$, $L = 2 \mu m$ and $W = 20 \mu m$, calculate

a. Drain current for $V_{GS} = 4 \text{ V}$ and $V_{DS} = 1 \text{ V}$

\[
I_D = K \left[ (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + \lambda V_{GS}) = 200 \cdot 10^{-6} \left[ 2.1 - \frac{1}{2} \right] (1 + 0.03) = 309 \mu A
\]

b. Drain current for $V_{GS} = 4 \text{ V}$ and $V_{DS} = 10 \text{ V}$

\[
I_D = K \left[ (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + \lambda V_{GS}) = 200 \cdot 10^{-6} \left[ 4 - \frac{1}{2} \right] (1 + 0.3) = 520 \mu A
\]

c. Maximum frequency for $V_{GS} = 4 \text{ V}$ and $V_{DS} = 10 \text{ V}$

\[
f_{max} = \frac{1}{2\pi f_c} C = \frac{1}{2\pi (2.19k\Omega) (64.1\Omega)} = 5.45 \text{ GHz}
\]

Note that only the gate oxide capacitance was included. Since all other junction parasitic capacitances were ignored, the calculated maximum frequency $f_{max}$ is significantly larger than the actual one.

10.2.3 Second-Order Effects on a MOS Transistor

There are a number of second-order effects that significantly affect the operation of a MOS transistor, such as channel length modulation, carrier velocity limitation, surface mobility degradation, subthreshold conduction, etc. [T99]. These effects will now be described with some detail.

10.2.3.1 Channel Length Modulation

The effect of channel length modulation is shown in Figure 10.6. The thickness of the depletion layer \(d\) depends on the drain-substrate voltage and is described by an equation that is similar to Equation 10.4:

\[
d = \sqrt{\frac{2 \epsilon \varepsilon_0 V_D}{q N}}
\]
As a consequence, the effective channel length $L_{\text{eff}}$ is shorter than the distance $L$ between the implanted source and drain regions, and, therefore, instead of Equation 10.15, the transconductance coefficient $K$ should be expressed as

$$K = K' \frac{W}{L_{\text{eff}}} = K' \frac{W}{L - \frac{2 \varepsilon_s \varepsilon_0 V_D}{qN}} = K' \frac{W}{L \left(1 - \frac{\eta}{L} \sqrt{V_D}\right)}$$

As indicated in Figure 10.6, the effect of channel length modulation becomes more significant with the reduction in channel length. Thus, the textbook formula, i.e., Equation 10.13, using the $\lambda$ parameter to describe the effect of channel length modulation, and also employed in the basic Spice MOS transistor models (Level 2 and Level 3), is not correct. Equation 10.13 implies that for a given drain voltage, the ratio between $d$ and $L_{\text{eff}}$ is always the same; however, clearly this cannot be true for different channel lengths. With longer transistor channels, the effect of channel length modulation is less significant and the output resistance actually increases with the channel length $L$.

As Equation 10.19 indicates, the channel length modulation can be reduced only by increasing the impurity concentration $N$ in the silicon. Without a significant increase in impurities, there would be a punch-through effect in a short channel transistor. Punch-through occurs when the depletion layer thickness $d$ becomes equal to the channel length $L$, as illustrated in Figure 10.6. Unfortunately, a larger impurity concentration in the substrate leads to large parasitic capacitances, and therefore a reduction in the transistor size does not result in a similar reduction of the parasitic capacitances. For example, it is interesting to note that a significant reduction in the size of transistors in the last decade from 0.3 $\mu$m to 0.05 $\mu$m did not result in any noticeable increase in the computer clock frequencies. Of course, there are also other factors that are limiting clock frequencies. One of the most important limitations is an ability to dissipate heat, since power dissipation in computer chips is proportional to clock frequency.

### 10.2.3.2 Effect of Carrier Velocity Saturation

Most of the textbook equations are derived with an assumption that the mobility of carriers is constant and independent of the electrical field. Actually, in silicon, the maximum carrier velocity for both electrons and holes is $v_{\text{sat}} = 10^7$ cm/s = $10^{11}$ $\mu$m/s. As indicated in Figure 10.7, the critical field in which the velocity saturates is about 1 V/$\mu$m. Note that the channel length in modern MOS transistors is significantly smaller than 1 $\mu$m. Therefore, even reducing the supply voltage below 2 V produces an average electrical field in MOS transistors, which is significantly larger than 1 V/$\mu$m. Fortunately, large electrical fields exist near the drain and significantly smaller electrical fields are near the source, and these smaller electric fields shape the transistor current characteristics, so Equations 10.13 are
still in use even if the drain current in the current saturation region no longer is described by a qua-
nic equation:
\[ I_D \sim (V_{GS} - V_{th})^n \]  \hspace{1cm} (10.21)

where \( n \) has value between 1 and 2.

10.2.3.3 Carrier Mobility Degradation near the Surface

The key feature of MOS transistor operation is the fact that most of the current flows near the silicon surface and, as a result of crystal imperfections, carrier mobilities near the surface are reduced. This effect becomes even more significant with increased gate voltage when a large electrical field is created perpendicular to the direction of current flow. As a consequence, with larger gate voltages, a larger number of carriers are accumulated near the surface. However, these carriers are moving slower due to surface mobility degradation and the fact that the drain current is not increasing as fast as would be predicted by Equation 10.13 with a quadratic relationship. In addition to mobility degradation in the transverse electric field, i.e., the gate voltage, there is a strong degradation due to the longitudinal electric field, i.e., the drain voltage. As a result, experimental characteristics for short-channel MOS transistors exhibit almost linear dependence with gate voltage (Figure 10.8).

10.2.3.4 Subthreshold Conduction

As illustrated in Section 2.1, as the gate voltage increases, carriers gradually accumulate near the surface. The assumption, that suddenly there is a strong surface inversion where the concentration of minority carriers near the surface is exactly the same as the concentration of carriers in the substrate, is very artificial. Below and near the threshold, the drain current in a MOS transistor is described by an exponential relationship:

\[ I_D = I_{ON} \exp\left(\frac{V_{GS} - V_{th} - \eta V_T}{\eta V_T}\right) \text{ for } V_{GS} < V_{th} + \eta V_T \]  \hspace{1cm} (10.22)

where

\[ I_{ON} = \frac{K}{2}(\eta V_T)^2 \]  \hspace{1cm} (10.23)

![Diagram](image_url)

**FIGURE 10.7** Carriers’ velocity as a function of the electrical field in silicon.
$V_T = kT/q$ is the thermal potential and $\eta$ depends on the device geometry and lies between 1.5 and 2.5. The subthreshold conduction is the reason why MOS transistors are actually never completely turned OFF and there is always some current leak through MOS transistors. When the popular CMOS technology was first developed, one of the underlying assumptions was that along the power path, there would never be even one MOS transistor in the OFF state, so power would not be taken from power supply. While a transistor can be in the OFF state, there is a leakage current caused by the subthreshold conduction in CMOS VLSI circuits, which can be very significant in situations where the number of MOS transistors exceeds one billion.

10.3 Junction Field Effect Transistor

The principle of operation for a JFET is quite different than that of a MOS transistor [S05, N06]. Current flows through a thin semiconductor layer that is surrounded by a gate made of semiconductor material of the opposite type, as shown in Figure 10.9. The gate–channel (source) junction is biased in the reverse direction, so there is no gate current. The thickness of the depletion regions controls current flow between source S and drain D. The thickness of the depletion regions is the function of the gate voltage:

$$d = \sqrt{2 \frac{\varepsilon \varepsilon_0 V_{\text{channel}}}{qN}}$$ (10.24)

As indicated in Figure 10.9a, the thickness of the depletion layer $d$ is constant only if there is no voltage applied between source and drain. With applied drain voltage, this issue becomes much more complicated because the channel width is a nonlinear function of distance, and there is a nonlinear voltage drop along the channel length. As a consequence, there is a different gate-channel voltage and a different depletion layer thickness $d$ along the channel, as shown in Figure 10.9b. With any further increase in the gate voltage, the channel is pinched off and only a depletion layer exists between point x in Figure 10.9c and the drain D. In that region, the operation of a JFET is very interesting. In the n-type JFET case shown in Figure 10.9, electrons in the channel close to the source are being pushed away by the negative gate voltage. This is why the depletion layer is formed. But the large positive drain voltage creates an electric field between point x and drain, and this electric field swipes all electrons that
have reached point x through the pinch-off region near the drain. Interestingly, when in this mode of operation, the drain voltage does not have a direct effect on the drain current, and the drain current is determined by the triangular shape of the channel region to the left of point x. Of course, in a manner analogous to that of the MOS transistor, the JFET also experiences second-order effects from the channel-length modulation. With an increase in drain voltage, the point x is moved to the left, which reduces the effective resistance of the “triangular-like channel region” and results in a slight increase in drain current.

The geometry of the JFET is usually more complicated than the one shown in Figure 10.9. Also, in most JFET devices, there is a nonlinear impurity distribution in the channel. Therefore, a derivation of the current–voltage characteristics would be either too simplistic or too complicated. As a consequence, various approximation formulas are being used. The most popular equations for determining JFET drain currents are

\[
\begin{align*}
\text{if } V_{GS} &< V_p \quad I_D = 0 \\
\text{if } V_{GS} &\geq V_p \\
I_D &= \begin{cases} 
2I_{DSS} \left( \frac{V_{GS}}{V_p} - 1 \right) \frac{V_{DS}}{V_p} - 0.5 \left( \frac{V_{DS}}{V_p} \right)^2 \left( 1 + \lambda V_{DS} \right) & \text{for } V_{DS} \leq V_{GS} - V_p \\
I_{DSS} \left( \frac{V_{GS}}{V_p} - 1 \right)^2 \left( 1 + \lambda V_{DS} \right) & \text{for } V_{DS} \geq V_{GS} - V_p
\end{cases}
\end{align*}
\]  

(10.26)

where \(V_p\) is the pinch-off voltage and \(I_{DSS}\) is the drain current for the case in which the gate is connected with source and a relatively large drain voltage is applied. Both \(V_p\) and \(I_{DSS}\) can be related to the JFET geometry as shown in Figure 10.9.

FIGURE 10.9  Cross sections of an n-channel JFET with fixed gate voltage and different drain-source voltages. Characteristics on the right side of the figure show the corresponding modes of operations.
The pinch-off voltage $V_p$ can be calculated as

$$V_p = \frac{qa^2N}{2\varepsilon\varepsilon_0} \tag{10.27}$$

and the drain current $I_{DSS}$ can be calculated from Ohms law by dividing $V_p$ by the resistance of the channel between source and drain. The nonlinear distribution of the resistance is usually assumed to be many times larger than the resistance without the applied drain voltage, as shown in Figure 10.9a:

$$R_{\text{channel}} = \frac{3\rho L}{2aW} \tag{10.28}$$

where $a$ is half of the thickness of the channel, $L$ is the channel length, and $W$ is the channel width:

$$I_{DSS} = \frac{V_p}{3} \frac{2aW}{\rho L} = \frac{2aW}{3L} \sigma = \frac{2aW}{3L} q\mu N \tag{10.29}$$

**Example 10.3**

An n-channel junction JFET has a uniformly doped channel $2 \mu$m thick, $20 \mu$m wide, and $20 \mu$m long with $N_D = 0.5 \cdot 10^{16}$ cm$^{-3}$. Determine the pinch-off voltage as well as the drain current for $V_{GS} = -1$ V and $V_{DS} = 10$ V. Assume $\mu_n = 500$ cm$^2$/Vs. Neglect the channel-length modulation effects.

Since the gate concentration is not given, the increase in potential is neglected:

$$V_p = \frac{qa^2N}{2\varepsilon\varepsilon_0} = \frac{1.6\cdot10^{-19}(10^{-4})^20.5\cdot10^{16}}{2\cdot11.8\cdot8.85\cdot10^{-14}} = 3.83 \text{ V}$$

$$I_{DSS} = \frac{V_p}{3} \frac{2aW}{\rho L} \sigma = \frac{2aW}{3L} q\mu N = \frac{2\cdot10^{-4} \cdot 20\cdot10^{-4} \cdot (1.6\cdot10^{-19} \cdot 500 \cdot 0.5\cdot10^{16})}{3} = 1.0 \text{ mA}$$

For $V_{GS} = -1$ V in a n-channel JFET, the pinch-off voltage must be negative, e.g., $V_p = -3.83$ V, and neglecting the channel length modulation effect $\lambda = 0$:

$$I_D = I_{DSS} \left(\frac{V_{GS} - V_{th}}{V_p}\right)^2 = 1.0 \text{ mA} \left(\frac{-1 - (-3.83)}{-3.83}\right)^2 = 0.55 \text{ mA}$$

Note the similarities in Equations 10.13 for the MOS transistor and Equation 10.26 for the JFET. Actually, if the pinch-off voltage $V_p$ and the drain initial current $I_{DSS}$ are replaced by

$$V_{th} = V_p \quad \text{and} \quad K = \frac{2I_{DSS}}{V_p^2} \tag{10.30}$$

then, to calculate the drain current in a JFET, we need not employ the JFET equations (10.26) and use instead the well-known equations for MOS transistors working in the depletion mode:

$$I_D = \begin{cases} \frac{K}{2}(V_{GS} - V_{th})V_{DS} - 0.5V_{th}^2 & \text{for } V_{DS} \leq V_{GS} - V_{th} \\ 0.5K(V_{GS} - V_{th})^2(1 + \lambda V_{DS}) & \text{for } V_{DS} \geq V_{GS} - V_{th} \end{cases} \tag{10.31}$$

Because current flow in JFETs is far from the surface, JFETs have a significantly smaller $1/f$ noise level and they are a preferred choice for low-noise amplifiers. Another advantage of the JFET is that it is
relatively safe to exceed gate-source or gate-drain break voltages. In the case of MOS transistors, large
gate voltages may result in a permanent break-through of the oxide, leading to the destruction of the
transistor. It is however very difficult to integrate several JFETs into one chip. Another disadvantage of
the JFET is that the gate voltage should always have a polarity opposite that of the drain voltage, and this
makes it almost impossible to fabricate digital circuits using JFETs.

10.4 Static Induction Transistor

Static induction devices were invented by J. Nishizawa [NTS75]. The device has characteristics similar
to that of the vacuum triode. Its fabrication is relatively difficult and Japan is actually the only country
where a family of static induction devices was successfully fabricated [W99].

The cross section of the static induction transistor (SIT) is shown in Figure 10.10. In this n-channel
structure, the gate is biased with a negative potential and the drain has a significantly large positive
potential. There are two reverse-biased junctions; one between gate and source and second between
gate and drain. Because n− regions have a very low concentration of impurities (10^{14} cm^{−3} or below) with
very small applied voltages or simply the junctions’ built-in potential, these n− regions are depleted of
carriers. As a consequence, gate-drain voltages form a relatively complex potential surface. Samples of
such surfaces for a gate voltage equal −10 V and a drain voltage equal +50 V are shown in Figure 10.11.
Note that gate and drain voltages create opposite electric fields near the source. With an increase in gate
voltage, the height of the potential barrier increases, as shown in Figure 10.11, while the larger drain

![Cross section of the static induction transistor.](image)

![Potential distribution in the static induction transistor with a gate voltage of −10 V and a drain
voltage of +50 V.](image)
voltage leads to a lowering of the potential barrier. Typical current–voltage characteristics for the SIT are shown in Figure 10.12.

**10.4.1 Theory of SIT Operation for Small Currents**

Consider first a derivation of the formula for the one-dimensional electron current flow through a potential with a parabolic shape. In the \( n \)-channel device, the electron current is described by a differential equation that includes both drift and diffusion of carriers [N02, WSM92]:

\[
J_n = -qn(x)\mu_n \frac{d\phi(x)}{dx} + qD_n \frac{dn(x)}{dx}
\]

where \( D_n = \mu_n V_T \) and \( V_T = \frac{kT}{q} \). By multiplying both sides of the equation by [PW80]

\[
\exp\left(-\frac{\phi(x)}{V_T}\right)
\]

and rearranging

\[
J_n \exp\left(-\frac{\phi(x)}{V_T}\right) = qD_n \frac{d}{dx} \left[ n(x) \exp\left(-\frac{\phi(x)}{V_T}\right)\right]
\]

After integration from source \( x_s \) to drain \( x_D \):

\[
J_n = qD_n \int_{x_s}^{x_D} \exp\left(-\frac{\phi(x)}{V_T}\right) dx
\]
Field Effect Transistors

By inserting
\[
\varphi(x) = 0 \quad n(x) = N_S \\
\varphi(x_D) = V_D \quad n(x_D) = N_D
\]  

Equation 10.35 reduces to
\[
J_n = \frac{qD_nN_S}{\int_{x_S}^{x_D} \exp \left( \frac{-\varphi(x)}{V_T} \right) dx}
\]  

Equation 10.37 is very general and it describes the current flow over a potential barrier with a shape given by \( \varphi(x) \). This equation can be used not only in SIT devices but also in bipolar transistors or it can be used to calculate the subthreshold conduction in a MOS transistor.

Note that because of this exponential relationship, only the shape of the potential distribution near the top of the potential barrier is important, and in the SIT, this shape can be approximated (see Figure 10.11) by quadratic equations along the \( x \) direction and across the \( y \) direction of the channel:
\[
\varphi(y, x) = \Phi \left( \frac{x}{L} - \left( \frac{y}{W} \right)^2 \right)
\]  

where \( L \) is the effective channel length, \( W \) is the effective channel width, and \( \Phi \) is the height of the potential barrier in the center of the channel. Using (10.38) and integrating (10.37) first along the channel and then across it, leads to a simple formula for the drain current of a SIT as a function of the height of potential barrier:
\[
I_D = qD_pN_SZ \frac{W}{L} \exp \left( \frac{\Phi}{V_T} \right)
\]  

where \( \Phi \) is the potential barrier height in reference to the source potential, and \( N_S \) is the electron concentration at the source, \( W/L \) ratio describes the shape of the potential saddle in the vicinity of the barrier, and \( Z \) is the length of the source strip.

Since the barrier height \( \Phi \) can be a linear function of gate and drain voltages:
\[
I_D = qD_pN_SZ \frac{W}{L} \exp \left( \frac{\alpha V_{GS} + bV_{DS} + \Phi_0}{V_T} \right)
\]  

\( \alpha \) is actual characteristics of the SIT device on a logarithmic scale are shown in Figure 10.13. Indeed, for a small current range, the characteristics have an exponential character, but this is not true for large currents where the space charge for moving electrons affects the potential distribution.

10.4.2 Theory of SIT for Large Currents

For large current levels, the SIT current is controlled by the space charge of the moving carriers [PW81, MW83]. In the one-dimensional case, the potential distribution is described by the Poisson equation:
\[
\frac{d^2 \varphi}{dx^2} = -\frac{p(x)}{\varepsilon_S \varepsilon_0} = \frac{I_{DS}}{Av(x)}
\]
where \( A \) is the effective device cross section and \( v(x) \) is the carrier velocity. For a small electrical field, \( v(x) = \mu E(x) \) and the solution of (10.41) is

\[
I_D = \frac{9}{8} V_{DS}^2 \mu E_0 \epsilon \frac{A}{L} \tag{10.42}
\]

For a large electrical field, \( v(x) = v_{sat} \) and

\[
I_D = 2V_{DS}v_{sat}\epsilon \mu \frac{A}{L} \tag{10.43}
\]

where \( L \) is the channel length and \( v_{sat} = 10^{11} \ \mu m/s \) is the carrier saturation velocity. In practical devices, the current–voltage relationship is described by an exponential relationship (10.9) for small currents, a quadratic relationship (10.11), and finally for large voltages, by an almost linear relationship (10.12). SIT characteristics drawn in linear and logarithmic scales are shown in Figures 10.12 and 10.13, respectively.

### 10.4.3 Bipolar Mode of Operation of the SIT

The bipolar mode of operation for the SIT was first reported in 1977 [NW77a]. Several complex theories for the bipolar mode of operation were developed [NTT86, NOC82], but actually the simple formula (10.37) works well not only for the typical mode of SIT operation, but also for the bipolar mode as well. Furthermore, the same formula works very well for classical bipolar transistors. Typical characteristics of the SIT, operating in normal and in bipolar modes, are shown in Figure 10.14.

In a SIT, a virtual base is formed, not by impurity doping but rather by a potential barrier that is induced by the gate voltage. As a consequence, in the bipolar mode of operation, the SIT may have a

![FIGURE 10.13 Characteristics of the static induction transistor for a small current range.](image)
very large current gain $\beta$. Also, the SIT operates with a very low level of impurity concentration and its parasitic capacitances are very low. When a bipolar transistor in integrated injection logic (I\textsuperscript{2}L) was replaced by a SIT, the time-delay product of such a device was reduced almost 100 times [NW77]. Such a drastic improvement in the power-delay product is possible because the SITL structure has a significantly smaller junction parasitic capacitance, and, furthermore, the voltage swing is reduced.

Another interesting application of the SIT is a replacement for Schottky diodes in the protection of a bipolar transistor against saturation, leading to a much faster switching time. The use of a SIT [WMS84] is more advantageous than that obtained with a Schottky diode since it does not require additional area on a chip and it does not introduce additional capacitance between the base and the collector.

### 10.5 Lateral Punch-Through Transistor

The fabrication of SITs is a very challenging endeavor. The channel area requires very low impurity concentration ($N < 10^{14}$ cm\textsuperscript{−3}), and, at least, a part of the channel near the source has to be made using an epitaxial layer, as shown in Figure 10.10, which should be about 100 times more pure than that which is considered an epitaxial layer with low impurity concentration ($N = 10^{16}$ cm\textsuperscript{−3}). The second difficult issue is the creation of a buried gate region. With high temperature epitaxial growth and subsequent diffusion processes, it is extremely difficult to concentrate gate impurity in one place without spreading it into the channel area and actually closing the channel. Only a couple of Japanese companies (Yamaha and Sony) were able to develop a fabrication process for SIT devices.

The lateral punch-through transistor (LPTT), which has characteristics that are similar to the SIT, can be fabricated with a very simple process [WJ82]. The cross section of the LPTT device is shown in Figure 10.15, and its characteristics are shown in Figure 10.16. The LPTT device, in contrast to SIT device, must use the same type of the impurity in the channel as is used in the gate. For the n-type channel, p\textsuperscript{−} must be used instead of n\textsuperscript{−}. With an increase in positive drain voltage, the thickness of the drain depletion region increases. Once the depletion layer reaches the source, the punch-through current will start to flow between source and drain. The current can be stopped by applying a negative voltage on the
Eventually, the electrical field near the source will be affected by both the gate and source voltages. Because of its proximity to the source, the gate voltage can be much more effective in controlling the device current. Typical current–voltage characteristics are shown in Figure 10.16.

The concept of the LPTT can be extended to a punch-through MOS transistor (PTMOS) where the current is controlled by the MOS gate [W83a, WJF84]. The principle of operation of such a device is shown in Figure 10.17. In this device, instead of the implanted p-type gate, the gate is formed by an accumulation p-type layer under the MOS gate, as shown in Figure 10.17a, and the punch-through current can be controlled by a potential applied to the adjacent p-type region, which is normally

FIGURE 10.15  Cross section of a lateral punch-through transistor.

FIGURE 10.16  Characteristics of the LPT transistor.

gate. Eventually, the electrical field near the source will be affected by both the gate and source voltages. Because of its proximity to the source, the gate voltage can be much more effective in controlling the device current. Typical current–voltage characteristics are shown in Figure 10.16.

The concept of the LPTT can be extended to a punch-through MOS transistor (PTMOS) where the current is controlled by the MOS gate [W83a, WJF84]. The principle of operation of such a device is shown in Figure 10.17. In this device, instead of the implanted p-type gate, the gate is formed by an accumulation p-type layer under the MOS gate, as shown in Figure 10.17a, and the punch-through current can be controlled by a potential applied to the adjacent p-type region, which is normally
Field Effect Transistors

biased with a large negative potential. With positive voltage on the MOS gate, the n-type accumulation layer is formed under the gate and the current may flow easily from source to drain, as indicated in Figure 10.17b. Note that in typical CMOS technology, in order to prevent a punch-through phenomenon between source and drain, a large impurity doping in the substrate must be used, which in turn leads to larger parasitic capacitances. In a MOS transistor with shorter channels, a larger impurity concentration must be used to prevent the punch-through phenomenon, and parasitic capacitances are also larger. The PTMOS takes advantage of the punch-through phenomenon and the substrate impurity concentration can be very low, which leads to very small parasitic capacitances and a significant reduction in power consumption for digital circuits operating with very large clock frequencies.

The PTMOS transistor has several advantages over the traditional MOS transistor:

1. The gate capacitance is very small.
2. Carriers are moving with a velocity close to saturation velocity.
3. The substrate doping is much lower and the existing depletion layer leads to a much smaller drain capacitance.

This device operates in a fashion that is similar to that of the MOS transistor in subthreshold conditions, but this process occurs at much higher current levels. Such a “bipolar mode” of operation may have many advantages in VLSI applications.

10.6 Power MOS Transistors

MOS transistors have a relatively small transconductance in comparison to bipolar transistors. Therefore, in power electronic applications, the integrated device structures usually should consist of thousands of transistors connected in parallel. There are two types of power MOS transistors: VMOS, shown in Figure 10.18a, and DMOS, shown in Figure 10.18b. In the VMOS structure, MOS gates and channels are formed on etched surfaces. In this way many transistors can be efficiently connected together. VMOS uses the silicon surface very efficiently.

The DMOS transistor does not use the chip area as efficiently as the VMOS transistor, but it can be fabricated with much larger breakdown voltages. In DMOS, a fragile MOS structure is protected from a large electric field by a concept borrowed from the SIT [NTS75] and the high-voltage Schottky diode [W83]. The n− area under the gate, as illustrated in Figure 10.18b, is depleted from carriers, and neighboring p-type regions work as electrostatic screens as is done in SIT devices. As a result, this transistor may withstand much larger drain voltages and also the effect of channel-length modulation is significantly reduced. This latter effect leads to larger output resistances of the transistor. Therefore, the drain current is less sensitive to drain voltage variations. In fact, the DMOS structure can be considered as a composition of the MOS transistor and the SIT, as is shown in Figure 10.19.

FIGURE 10.17 Punch-through MOS transistor: (a) transistor in the punch-through mode for a negative gate potential; and (b) transistor in the on-state for a positive gate potential.
The major disadvantage of power MOS transistors is the relatively larger drain series resistance and much smaller transconductance in comparison to bipolar transistors. Both of these parameters can be improved dramatically if the n+ layer near the drain is replaced by p+ layer as is shown in Figure 10.19. This way an integrated structure is being built where its equivalent diagram consists of a MOS transistor integrated with a bipolar transistor, as shown in Figure 10.19. Such a structure has a transconductance that is $\beta$ times larger, where $\beta$ is the current gain of the PNP bipolar transistor, and a much smaller series resistance due to the conductivity modulation effect caused by holes injected into the lightly doped drain region. Such device is known as insulated gate bipolar transistor (IGBT). An IGBT can work with large currents and voltages. Its main disadvantage is a large switching time that is limited primarily by the poor switching performance of the bipolar transistor. Another difficulty is related to a possible latch-up action of four layer n+pn−p+ structure. This undesired effect could be suppressed by using a heavily doped p+ region in the base of the NPN structure, which leads to a significant reduction in the current.
The gain of this parasitic transistor, shown in Figure 10.19. The gain of the PNP transistor must be kept large so the transconductance of the entire device can be large. IGBT transistors may have breakdown voltages over 1000 V, with turn-off times in the range from 0.1 to 0.5 μs. In addition, they may operate with currents above 100 A with a forward voltage drop of about 3 V.

References
