RFIC Design and Testing for Wireless Communications

A PragaTI (TI India Technical University) Course July 18, 21, 22, 2008

Lecture 7: RF front-end design – LNA, mixer

By

Vishwani D. Agrawal Fa Foster Dai

200 Broun Hall, Auburn University Auburn, AL 36849-5201, USA

RFIC Design and Testing for Wireless Communications

Topics

Monday, July 21, 2008

9:00 - 10:30 Introduction - Semiconductor history, RF characteristics
11:00 - 12:30 Basic Concepts - Linearity, noise figure, dynamic range
2:00 - 3:30 RF front-end design - LNA, mixer
4:00 - 5:30 Frequency synthesizer design I (PLL)

Tuesday, July 22, 2008

9:00 - 10:30	Frequency synthesizer design II	(VCO)
11:00 - 12:30	RFIC design for wireless communic	cations
2:00 - 3:30	Analog and mixed signal testing	

LNA Design Challenges

- (1) Amplify extremely low signals without adding much noise.
- (2) Amplify large signals without distortions.
- (3) Variable gain to compensate large input signal variation.
- (4) Input matching and flat gain over wide bandwidth for muti-mode transceivers.
- (5) Input dynamic range of a WLAN LAN from -80dBm to -20dBm

Parameters for Microwave and RFIC Design

Peak-to peak voltage:
$$V_{pp}$$


Root-mean-square voltage: $V_{rms} = \frac{V_{pp}}{2\sqrt{2}}$
Power in Watt : $Pwatt = \frac{V^2 rms}{R} = \frac{V_{pp}^2}{8R}$
Power in dBm : $P_{dBm} = 10 \log_{10} \left(\frac{Pwatt [mW]}{1mW} \right)$
Refection coefficient : $\Gamma = S_{11} = \frac{Z_{in} - R_S}{Z_{in} + R_S}$ Return loss = $-20 \log |\Gamma|$

Voltage standing wave ratio (VSWR):


$$VSWR = \frac{V_{\text{max}}}{V_{\text{min}}} = \frac{1 + |\Gamma|}{1 - |\Gamma|}$$

Basic Amplifiers

- The common emitter amplifier is often used as a drive for an LNA.
- The common-collector, with high input impedance and low output impedance, makes an excellent buffer between stages or before the output driver.
- The common-base is often used as a cascode in combination with the common-emitter to form a LNA stage with gain to high frequency.



Common-Emitter Amplifier



• Voltage gain


$$A_{vo} = \frac{v_o}{v_i} = -\frac{r_\pi}{r_b + r_\pi} g_m Z_L \approx \frac{Z_L}{r_e}$$

- Note that $r_{\pi} = \beta r_{e}$ and $g_{m} = 1/r_{e}$. for low frequencies, the parasitic capacitances have been ignored and $r_{b} << r_{\pi}$.
- Input impedance at low frequencies

$$Z_{in} = r_b + r_\pi$$

Miller Capacitance in Common-Emitter Amplifier

C_{μ} is replaced with two equivalent capacitors C_{A} and C_{B}



$$C_A = C_\mu \left(1 - \frac{v_o}{v_\pi} \right) = C_\mu (1 + g_m Z_L) \approx C_\mu g_m Z_L$$
$$C_B = C_\mu \left(1 - \frac{v_\pi}{v_o} \right) = C_\mu \left(1 + \frac{1}{g_m Z_L} \right) \approx C_\mu$$

• Two RC time constants or two poles: one consisting of $C_A + C_{\pi}$, and the other consisting C_B .

Miller Capacitance in Common-Emitter Amplifier

• The dominant pole is one formed by C_A and C_{π} :

$$f_{P1} = \frac{1}{2\pi \cdot [r_{\pi} || (r_{b} + R_{s})] \cdot [C_{\pi} + C_{A}]}$$


 Recall F_t calculation, the output is loaded with a short circuit → removes Miller multiplication, 3db current gain bandwidth:

$$f_{\beta} = \frac{1}{2\pi \cdot r_{\pi}(C_{\pi} + C_{\mu})}$$

The unity current gain frequency:


$$f_T = \frac{g_m}{2\pi \cdot (C_\pi + C_\mu)}$$

Common-Base Amplifier




At low frequencies, the current gain = 1.

The pole in this equation is usually at much higher $r_e < r_b + R_S$ frequency than the one in the common-emitter amplifier




- Current *ic1* through *Q1* is about the same as the current i*c2* through *Q2* ← current gain ~1 → Gain is the same as for the common-emitter amplifier.
- The cascode transistor reduces the feedback of Cu1 (why?) → increased high frequency gain.
- Cascode has good isolation with reduced S₁₂.
- Disadvantage: cascode transistor uses voltage headroom → reduced linearity; add another pole to the amp → -12dB/oct roll-off; add little extra noise (to the 1st order approximation, cascode NF = common emitter NF); common base may cause noise and oscillation.

Bipolar Transistor Noise Model




RF front-end design – LNA, mixer, FDAI, 2008

Noise Figure versus Bias Current



Noise Figure of A Two Stage LNA



Minimum Noise Figure of Common Emitter LNA

$$NF = 1 + \frac{r_b}{R_s} + \frac{1}{2g_m R_s} + \frac{g_m R_s}{2\beta_0} + \frac{g_m R_s}{2|\beta|^2} = 1 + a\frac{1}{R_s} + b \cdot R_s$$

$$\frac{dNF}{dR_S} = -a\frac{1}{R_S^2} + b = 0$$

$$R_{S,opt} = \sqrt{\frac{a}{b}} = \frac{1}{g_m} \sqrt{\frac{1+2g_m r_b}{\frac{1}{\beta_0} + \frac{1}{|\beta|^2}}} \approx \frac{f_T}{f} \sqrt{\frac{2r_b}{g_m}}$$

R_S=50 Ohm → choose bias (g_m) and emitter length to achieve noise matching

$$NF_{\min} = 1 + 2\sqrt{ab} = 1 + \sqrt{\left(1 + 2g_m r_b\right)\left(\frac{1}{\beta_0} + \frac{1}{|\beta|^2}\right)}$$

More on LNA Noise Figure

$$NF = NF_{\min} + \frac{b}{R_{s}} (R_{s} - R_{s,opt})^{2} \approx NF_{\min} + \frac{f^{2}g_{m}}{2f_{T}^{2}R_{s}} (R_{s} - R_{s,opt})^{2}$$

High frequency, $R_{s,opt} \approx \frac{f_{T}}{f} \sqrt{\frac{2r_{b}}{g_{m}}}$ $NF_{\min} \approx 1 + C_{\pi} \omega \sqrt{\frac{2r_{b}}{g_{m}}}$
Low frequency, $R_{s,opt} \approx \sqrt{\frac{2r_{b}\beta_{0}}{g_{m}}}$ $NF_{\min} \approx 1 + \sqrt{\frac{2g_{m}r_{b}}{\beta_{0}}}$

- For a given technology, NF_{min} is a strong function of bias current.
- For low operation frequency, NF_{min} can be reduced by increasing emitter length.
- For high operation frequency, NF_{min} is a weak function of emitter length. Increase device size does reduce r_b, yet capacitance also increase.
- For high operation frequency, NF_{min} degrades as frequency increases.

Input Matching of LNA Noise

Power matching:

• Input impedance (assuming C_u and r_{π} is not significant):

$$Z_{in} = j\omega L_b + r_b - \frac{j}{\omega C_{\pi}} + j\omega L_e + \frac{g_m L_e}{C_{\pi}}$$

• Power matching: Real part= R_s $\frac{g_m L_e}{C_{\pi}} + r_b = R_s$ _____

$$L_e = \frac{(R_S - r_b)C_{\pi}}{g_m} \approx \frac{R_S}{\omega_T}$$

000

 ${\rm Od}_{L_e}$

RF_{in} o-

Imaginary
part=0
$$L_e + L_b = \frac{1}{\omega^2 C_{\pi}} \longrightarrow L_b = \frac{1}{C_{\pi} \omega^2} - \frac{(R_s - r_b)C_{\pi}}{g_m} \approx \frac{\omega_T}{g_m \omega^2} - \frac{R_s - r_b}{\omega_T}$$

• If C_u is considered, C_{π} replaced by $C_{\pi} + C_A$, and therefore a larger inductor is required for matching.

$$C_A = C_{\mu}(1 + g_m Z_L) \approx C_{\mu} g_m Z_L$$

LNA Design Steps


(1) Noise matching: sizing the transistor (emitter length) and adjusting bias current to achieve minimum NF

$$R_{S,opt} = \frac{1}{g_m} \sqrt{\frac{1 + 2g_m r_b}{\frac{1}{\beta_0} + \frac{1}{|\beta|^2}}} = 50\Omega$$

$$NF_{\min} = 1 + \sqrt{\left(1 + 2g_m r_b\right) \left(\frac{1}{\beta_0} + \frac{1}{|\beta|^2}\right)}$$

- (2) Power matching: adjusting L_e such that the real part of the LNA input impedance equals to 50 Ohm. For 5AM, Le is about 0.2nH → Use multiple downbonds to reduce the package effect.
- $L_e = \frac{R_S}{\omega_T} = \frac{50}{\omega_T}$
- (3) Power matching: adding L_b such that the imaginary part of the LNA input impedance equals to zero
- (4) Gain/bandwidth: Choosing load tank to meet gain and bandwidth requirements.
- (5) Using SPICE sim to fine tune the component values, iterations to trade off the various parameters are expected.


RF front-end design – LNA, mixer, FDAI, 2008



 $RF_{in} \circ O \circ O \circ Q_1$


Mixing with Nonlinearity

- Mixer is to convert a signal from one frequency to another → intrinsically needs a nonlinear transfer function. A diode or a transistor can be used as a nonlinear device.
- Two inputs at ω_1 and ω_2 , which are passed through a nonlinearity multiplier will produce mixing terms at $\omega_1 \pm \omega_2 \rightarrow$ with other terms (harmonics, feed-through, intermodulation) that need to be filtered out.
- Mixers (multiplier) can be made from an amplifier with a controlled switch.



Controlled Transconductance Mixer

• The current is related to the input voltage V_2 by the transconductance of the input transistors Q1 and Q2. The transconductance is controlled by the current I_0 , which in turn is controlled by the input voltage V_1 .




Controlled Transconductance Mixer

$$i_o = i_1 - i_2 = I_o \left(\frac{I_o}{1 + e^{-v_2/v_T}} - \frac{I_o}{1 + e^{v_2/v_T}} \right) = I_o \tanh \frac{v_2}{2v_T}$$

- If $v_2 << v_T$ $i_o \approx I_o \frac{v_2}{2v_T}$
- Current source is modulated by small $v_1 \rightarrow I_o$ is replaced with $I_o + g_{mc}v_1$, where g_{mc} is transconductance of the current source:

$$i_{o} = (I_{o} + g_{mc}v_{1}) \tanh \frac{v_{2}}{2v_{T}} = I_{o} \tanh \frac{v_{2}}{2v_{T}} + g_{mc}v_{1} \tanh \frac{v_{2}}{2v_{T}}$$

$$V_{2} \quad feedthrough \quad multiplication \ (mixing)$$
not appear in differential output voltage \rightarrow double balanced mixer




• 2nd pair current:

$$\dot{i_o} = \dot{i_6} - \dot{i_5} = I_o \tanh \frac{v_2}{2v_T} - g_{mc}v_1 \tanh \frac{v_2}{2v_T}$$

• Total differential current:

$$i_{ob} = i_o - i'_o = 2g_{mc}v_1 \tanh \frac{v_2}{2v_T}$$

Double-balanced Mixer



Double-balanced Mixer

Output differential voltage


$$v_o = -\tanh\left(\frac{v_2}{2v_T}\right)\frac{v_1}{r_e + R_E}R_C$$

- Conversion gain relative to v_1 $\frac{v_o}{v_1} = -\tanh\left(\frac{v_2}{2v_T}\right)\frac{R_C}{r_e + R_E}$
- With R_E=0, a general large-signal expression for the output:

$$v_o = -2R_C I_o \tanh\left(\frac{v_1}{2v_T}\right) \tanh\left(\frac{v_2}{2v_T}\right)$$

LO Level at Upper Quad Transistors

- The differential pair needs an input voltage swing of about 4 to 5 v_T for the transistors to be hard-switched one way or the other.
- LO input to the mixer should be at least 100mV peak for complete switching. At 50Ω, 100mV peak is -10 dBm.
- -10 to 0 dBm (100~300 mVpp = 200~600mVpp diff) is a reasonable compromise between noise figure, gain and required LO power. This is also the reasonable level for all switching circuits
- If the LO voltage is too large, large current has to be moved into and out of the bases of the transistors during transition → lead to spikes in the signals and reduce the switching speed → cause an increase in LO feed-through.
- Large LO also pushes switching transistor into saturation → loose switching speed and inject mixer noise into substrate.




RF front-end design – LNA, mixer, FDAI, 2008

w1

C	H	Ы		2	Λ
0		u	C	~	-


weishen, 7/16/2003



- Top transistor contributes significant noise during transition and contributes ignorable noise when fully switched, either in cutoff or saturation (without gain).
- Gain from RF input is maximum when top transistors are fully switched (cascode).
- \rightarrow need sharp transition buffer for LO \rightarrow large LO such that minimal time is spent around 0V.
- Mixer noise figure can be approximately analyzed using a lowly swept dc voltage at the LO input or with an actual LO signal.
- With a slowly swept dc voltage, the mixer becomes equivalent to a cascode amplifier and the LO input served as a gain-controlling signal.
- For mixer, any noise (or signal) is mixed to two output frequencies, thus reducing the output level → mixer having less gain than the equivalent differential pair.
- However, both RF and image is mixed to IF \rightarrow doubling noise power at output.

Mixer with Simultaneous Noise and Power Match

• Use inductor degeneration and inductor input achieving simultaneous noise and power matching similar to that of a typical LNA.



- Noise matching: sizing L_E, and RF transistor, and operating the RF transistors at the current required for minimum NF.
- The quad switching transistors are sized for maximum f_T , (typically about five to ten times smaller than the RF transistors.)

Mixer Design Issues

Sizing Transistors

- The RF differential pair is basically an LNA stage, and the transistors and associated passives can be optimized using the LNA design techniques.
- The switching quad transistors are sized so that they operate close to their peak *fT* at the bias current that is optimal for the differential pair transistors are biased at their minimum noise current, then the switching transistors end up being about one-eighth the size.

Increasing Gain

• Voltage gain without matching and assuming full switching of the upper quad:

$$v_o = \frac{2}{\pi} \frac{R_C}{r_e + R_E} v_{in}$$

- To increase the gain → increase the load resistance R_C, to reduce degeneration resistance R_E, or to increase the bias current I_B.
- Make sure that increasing output voltage swing will not cause the switching transistors to become saturated.→ Enough headroom.

Mixer Design Issues

Increasing IP3

- Identify which part of the circuit is compressing. Compression can be due to overdriving of the lower differential pair, clipping at the output, or the LO bias voltage being too low, causing clipping at the collectors of the bottom differential pair. Adjust the bias and voltage swing to avoid clipping.
- 1. If the compression is due to the bottom differential pair (RF input), then linearity can be improved by increasing R_E or by increasing bias current.
- 2. Compression caused by clipping at the output is typically due to the quad transistors going into saturation. Saturation can be avoided by reducing the load resistance or adjust the quad transistor bias. Too large LO will also cause saturation.
- 3. If compression is caused by clipping at the collector of the RF input differential pair, then increasing the LO bias voltage will improve linearity; however, this may result in clipping at the output.

Improving Noise Figure

- NF will be largely determined by the choice of topology.
- Use the simultaneous matched design technique.
- To minimize noise, the emitter degeneration resistor should be kept as small as possible. Use inductor as degeneration to achieve low noise.
- Make top transistors switching fast.

Mixer Design Issues

Matching, Bias Resistors, and Gain

- Use resistive matching to achieve broad band. For a resistively degenerated mixer, the RF input impedance will be fairly high; for example, with *RE*=100 Ω, *Zin* can be of the order of a Kilo Ohm → easier for LNA output stage to drive the mixer.
- At the output, if matched, the load resistor Ro is equal to the collector resistor *Rc*. Furthermore, to convert from voltage gain Av to power gain Po/Pi, one must consider the output resistance *Ri* and load resistance *Ro*=*Rc* as follows:

$$\frac{P_o}{P_i} = \frac{\frac{v_o^2}{R_o}}{\frac{v_i^2}{R_i}} = \frac{v_o^2}{v_i^2} \frac{R_i}{R_o} = A_v^2 \frac{R_i}{R_o} \approx \left(\frac{2}{\pi} \frac{R_c/2}{R_E}\right)^2 \frac{R_i}{R_c}$$