

Analog Functional Testing in Mixed-Signal Systems

Jie Qin
Dept. of Electrical & Computer Engineering
Auburn University
Co-Advisors: Charles Stroud and Foster Dai

BIST Auburn
University
Built-In Self-Test

ELECTRICAL AND COMPUTER ENGINEERING
AUBURN UNIVERSITY
SAMUEL RIVER COLLEGE OF ENGINEERING

Outline

- Motivation and Background
- Built-In Self-Test Architecture
- Design of Device Under Test (DUT)
- Experimental Results
- Conclusions and Future Research

ELECTRICAL AND COMPUTER ENGINEERING
AUBURN UNIVERSITY
SAMUEL RIVER COLLEGE OF ENGINEERING


Motivation

- Analog circuits are typically measured manually
 - ❖ Cost and time inefficient
- It is not easy to measure analog circuits in systems
 - ❖ Lack of accessibility
 - ❖ Performance variation caused by test equipment
- Mixed-Signal Built-In Self-Test (BIST) is promising
 - ❖ Automated testing sequence
 - ❖ In-system measurements with available resources
 - ✓ Calibration and adaptive control

ELECTRICAL AND COMPUTER ENGINEERING
AUBURN UNIVERSITY
SAMUEL RIVER COLLEGE OF ENGINEERING

Frequency Response Measurement


- Almost the most popular and important analog functional measurement
- Can be performed through single tone test
 - ❖ Generate a tone to stimulate the device under test (DUT)
 - ❖ Monitor the output and perform spectrum analysis
 - ❖ Sweep the tone over the whole interested band



ELECTRICAL AND COMPUTER ENGINEERING
AUBURN UNIVERSITY
SAMUEL RIVER COLLEGE OF ENGINEERING


Nonlinearity Measurement

- Third-order intercept point (IP3) is one of the most important nonlinearity measures
- Can be measured through a two-tone test
 - ❖ Generate two tones with close frequency spacing to stimulate the device under test (DUT)
 - ❖ Monitor the output of the DUT and perform spectrum analysis



Noise Measurement

- Noise Figure (NF) is a measure of the noise generated by a device itself
 - ❖ Defined as the ratio of the input signal-to-noise ratio (SNR_{in}) to output SNR_{out}
- Can be measured through a one-tone SNR measurement
 - ❖ Generate a tone to active the DUT
 - ❖ Monitor the output of the DUT at the whole interested band
 - ❖ The noise level can be obtained with the signal level as a reference point



Requirements for BIST

- Goals for mixed-signal BIST
 - ❖ Extract the frequency spectrum information from DUT¹ response for
 - ✓ Frequency Response
 - ✓ Linearity Measurement
 - ✓ Noise Measurement
 - ❖ Implementation using simple circuitry
 - ✓ Small area penalty
 - ✓ Minimal performance penalty to analog circuitry.
- Conventional way to obtain frequency spectrum is FFT²
 - ❖ High area penalty
 - ❖ High power consumption

1. DUT: Device Under Test
 2. FFT: Fast Fourier Transform


Proposed BIST

- Proposed BIST approach uses
 - ❖ DDS¹-based Test Pattern Generator (TPG)
 - ✓ Can generate various stimuli required for
 - Frequency Response
 - Linearity Measurement
 - Noise Measurement
 - ❖ MAC²-based Output Response Analyzer (ORA)
 - ✓ Can be realized in a much simpler, cheaper and more flexible circuit
 - compared with the FFT-based ORA

1. DDS: Direct Digital Synthesizer
 2. MAC: Multiplier/ACcumulator

DDS-based TPG

- NCO¹ generates a digitized sinusoidal waveform
 - ❖ Frequency word f_w and initial phase word θ_w
 - ❖ Phase truncation for smaller LUT² size
- TPG consists of 3 NCOs
 - ❖ Required for test stimuli and ORA



1. NCO: Numerically Controlled Oscillator
2. LUT: Look-Up Table

MAC-based ORA

- ORA performs spectral analysis with only two MACs
 - ❖ One MAC for in-phase while the other for out-of-phase


$$DC_1 = \sum_n f(nT_{clk}) \cdot \cos(\omega nT_{clk}) \quad DC_2 = \sum_n f(nT_{clk}) \cdot \sin(\omega nT_{clk})$$

- ❖ Magnitude response $A(\omega)$ and phase delay $\Delta\phi(\omega)$

$$A(\omega) = \sqrt{DC_1^2 + DC_2^2} \quad \Delta\phi(\omega) = \tan^{-1} \frac{DC_2(\omega)}{DC_1(\omega)}$$

- ❖ Analysis is done at one frequency at a time

- ✓ Sweep the whole interested band to capture the complete spectrum
- ✓ Much more efficient in terms of hardware resources compared with FFT-based ORA



Phase Delay in MAC-based ORA

- To build \arctan LUT to calculate $\Delta\phi(\omega)$ for on-chip tests

- ❖ LUT can be reduced to value range of $\Delta\phi_o$ (0° to 45°)

		$ DC_1 \geq DC_2 $		$ DC_1 \leq DC_2 $	
		$DC_1 > 0; DC_2 > 0$	$DC_1 < 0; DC_2 > 0$	$DC_1 > 0; DC_2 < 0$	$DC_1 < 0; DC_2 < 0$
$\Delta\phi(\omega) = \begin{cases} \tan^{-1} \frac{ DC_2(\omega) }{ DC_1(\omega) } \\ \tan^{-1} \frac{ DC_1(\omega) }{ DC_2(\omega) } \end{cases}$	$ DC_1(\omega) \geq DC_2(\omega) $	$\Delta\phi(\omega) = \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 360^\circ - \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 90^\circ - \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 270^\circ + \Delta\phi_f(\omega)$
	$ DC_1(\omega) \leq DC_2(\omega) $	$\Delta\phi(\omega) = 180^\circ + \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 180^\circ - \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 90^\circ + \Delta\phi_f(\omega)$	$\Delta\phi(\omega) = 270^\circ - \Delta\phi_f(\omega)$

- ❖ LUT can be further compressed

- ✓ When DC_2/DC_1 is very small, $\arctan(DC_2/DC_1)$ can be approximated by DC_2/DC_1
- ✓ Taylor Series Expansion

Magnitude Response in MAC-based ORA

- Once phase delay is obtained, $A(\omega)$ can be calculated 3 different ways:

- ❖ Approach #1 $A(\omega) = F(\omega)e^{-\Delta\phi(\omega)} = \sum_n f(nT_{clk}) \cdot \cos(\omega nT_{clk} - \Delta\phi(\omega))$

$$DC_1 = \sum_n f(nT_{clk}) \cdot \cos(\omega nT_{clk})$$


- ❖ Approach #2 $A(\omega) = \frac{DC_1}{\cos \Delta\phi(\omega)} = \frac{DC_2}{\sin \Delta\phi(\omega)}$

- ❖ Approach #3 $A(\omega) = \sqrt{DC_1^2 + DC_2^2}$

Approach	# 1	# 2	# 3
Hardware overhead	low	high	high
Test time	long	short	short
Constraints	cannot be used for noise measurement	none	none
Propagation error	yes	yes	none


Pros and Cons of 3 approaches

Built-In Self-Test Architecture



BIST for Mixed-Signal Systems


- Digital circuitry tests analog circuitry
 - ♦ Minimize impact to analog circuitry
- Use existing DAC/ADC in mixed-signal system



Test and Evaluation of BIST

- Practical Issues of a BIST implementation
 - ♦ Quality of test stimuli
 - ♦ Wide operation range
- BIST itself need to be evaluated
 - ♦ An operational amplifier with tunable performance was fabricated and served as a DUT
 - ✓ Implemented BIST could be evaluated over its performance variation range
 - ✓ BIST results can be compared with
 - Simulation results
 - Measurement results from test equipment

Basic Structure of Op-Amp



- ♦ Input differential pair: **M1 and M2**
- ♦ Second Stage Common-Emitter Amplifier: **M5**
- ♦ Output Stage: **M6 and Q1**
- ♦ Compensation Capacitor: **C**


Frequency Response Tunability

□ The GBW¹ of the op-amp is bias dependent

❖ The first two stages (M1, M2 and M5) $GB \approx \frac{g_{m1}}{C} = \frac{g_{m2}}{C} = \frac{I_{D,M5}}{2V_T C}$

❖ The output stage (M6 and Q1) $GB \approx \frac{R_E}{R_E + R_B} \omega_T$

❖ The bandwidth could be tuned with its bias current



Simulated Frequency Response Tunability

1. GBW: unit-gain bandwidth


Linearity Tunability

□ The linearity of the op-amp is bias dependent

❖ The IM₃¹ product of an BJT² differential pair is $|IM_3| \propto |I_C|^{-3}$

❖ It works for CMOS differential pair as well

❖ The linearity could be tuned with bias current



(a) Current switch $b_1 b_2 b_3 = 1000$. (b) Current switch $b_1 b_2 b_3 = 100$. (c) Current switch $b_1 b_2 b_3 = 10$.

Simulated Linearity Tunability

1. IM3: 3rd-order inter-modulation product
2. BJT: bipolar-junction transistor

Noise Figure (NF) Tunability

□ The NF of the op-amp is determined by early stage


❖ The noise figure of a cascaded system

$$F = F_1 + \frac{1}{G_1}(F_2 - 1) + \frac{1}{G_1 G_2}(F_3 - 1)$$

❖ Resistor at the inputs could be used to tune noise figure

✓ as thermal noise source

$$V_n = \sqrt{4kTRB}$$




Simulated NF Tunability

Extra Block for Tunability

□ Programmable current source for the op-amp

❖ Controlled by current switch


$$I_{ref} = (8b_3 + 4b_2 + 2b_1 + b_0) I_{BIAS}$$




□ Programmable resistor bank for the op-amp

❖ Controlled by resistor switch


$$R = \begin{cases} \frac{R_1}{b_1} \parallel \frac{R_2}{b_2} \parallel \frac{R_3}{b_3} \parallel \frac{R_4}{b_4} & b_0 = 0 \\ 0 & b_0 = 1 \end{cases}$$



Overall Design of DUT



Layout Diagram




Die Photo


- A built-in shift register to accept command word from outside
 - ❖ To control the tunability of the DUT
 - ❖ To decrease the number of required pins effectively
 - ✓ Three pins of CLK, EN and DIN
- DUT was fabricated with 0.5um BICOMS technology and occupied an area of $1.6 \times 1.2\text{-mm}^2$

ELECTRICAL AND COMPUTER ENGINEERING
 AL-BATHENI UNIVERSITY
 SAMUEL KIRK COLLEGE OF ENGINEERING
 21

Implemented BIST circuitry



BIST Implementation v1




BIST Implementation v2

- Two implementations with same architecture
 - ❖ different resolution and speed


ELECTRICAL AND COMPUTER ENGINEERING
 AL-BATHENI UNIVERSITY
 SAMUEL KIRK COLLEGE OF ENGINEERING
 21

DDS-generated Test Tones



Tone from DDS-based TPG ($f_s=12.5\text{MHz}$, Word Length = 8bit)

SNFR_{displayed} = 80dBc/Hz
SNFR_{actual} = 100dBc/Hz




Tone from Agilent 33250A waveform generator

SNFR_{displayed} = 90dBc/Hz
SNFR_{actual} = 110dBc/Hz

- ❖ Actual signal-to-noise floor ratio
- ❖ Noise Floor of DDS-generated Tones is mainly contributed by the quantization noise from finite word length
 - ✓ Calculated SNR from measured SNFR over $[0, fs/2]$ is around 32dB
 - ✓ Simulated SNR in time domain is 36.2dB


ELECTRICAL AND COMPUTER ENGINEERING
 AL-BATHENI UNIVERSITY
 SAMUEL KIRK COLLEGE OF ENGINEERING
 23

ORA with Finite Resolution



Spectral analysis done by ideal ORA

SNFR_{actual} = 101dBc/Hz




Spectral analysis done by ORA with finite resolution

SNFR_{actual} = 89dBc/Hz

- ORA with finite resolution also introduces calculation noise
 - ❖ Simulation result shows around 12dB degradation.

ELECTRICAL AND COMPUTER ENGINEERING
 AL-BATHENI UNIVERSITY
 SAMUEL KIRK COLLEGE OF ENGINEERING
 24

Dynamic Range of BIST Circuitry




Spectral analysis done by actual BIST circuitry

- The actual measurement done by BIST is around 60dBc/Hz
 - ❖ Mainly limited by switching noise from the digital circuitry

Frequency Response Measurement

- BIST results match the other results
 - ❖ Magnitude Response matches the manually measurement
 - ✓ FFT function provided by the oscilloscope (fairly accurate)
 - ❖ Phase Response matches the simulation results
 - ✓ Time lag read from the oscilloscope (very rough estimation)




(a) Current switch $b_b_b_b_b=0100$.

(b) Current switch $b_b_b_b_b=0010$.

Linearity Measurement

- P1dB¹ is measured for linearity performance
 - ❖ Easier to measure with test equipments
 - ❖ Measurement results with external equipment match simulated results
 - ✓ Maximum difference of 1dB for 4 configurations
 - ❖ BIST results don't match
 - ✓ A design mistake of output buffer (without enough current drivability)
 - ✓ Limited voltage swing also limits the effective dynamic range of the BIST circuitry



(a) Current switch $b_b_b_b_b=1000$.

(b) Current switch $b_b_b_b_b=0100$.

- P1dB: 1dB compression point

Resource Usage of Proposed BIST

- Comparison between the proposed BIST and an FFT processor

FPGA ATTRIBUTE	USED BY BIST	TOTAL IN FPGA	% USAGE
# of slices	371	768	48%
# of flip-flops	263	1,536	17%
# of 4-input LUTs	656	1,536	42%

Maximum BIST Clock Frequency = 48.5 MHz

- ❖ Five times more slice number
- ❖ Block ram and 18x18 multiplier as a plus
- Proposed BIST circuitry is much simpler and cheaper, and can also achieve more flexibility than FFT-based approach

Resource used by proposed BIST

TYPE	# OF SLICES	# OF BLOCK RAM	# OF 18x18 MULT	TRANSFORM FREQUENCY
Pipelined	1769	4	12	195 kHz
Burst I/O	1411	7	9	92 kHz
Minimum Resources	1365	0	3	37 kHz

Resource used by FFT processor

Summary and Conclusions

- The proposed BIST circuitry is able to perform a suite of analog functional tests
 - ❖ Accurate frequency response measurement
 - ❖ Linearity and noise measurement is somewhat constrained by the effective dynamic range of the proposed BIST system
- The proposed BIST circuitry is efficient in terms of area, power consumption, and cost
- Future work
 - ❖ It is hard to apply the current architecture to RF system directly due to various practical issues
 - ❖ Goals
 - ✓ Simple analog modules
 - ✓ Work in RFIC environment

Publication List

- [1] Jie Qin, Charles Stroud, Foster Dai, "Phase Delay in MAC-based Analog Functional Testing in Mixed-Signal Systems", *Proc. IEEE North Atlantic Test Workshop*, 2006
- [2] Jie Qin, Charles Stroud, Foster Dai, "Phase Delay Measurement and Calibration in Built-In Analog Functional Testing", *Proc. IEEE Southeastern Symp. on System Theory*, 2007
- [3] Jie Qin, Charles Stroud, Foster Dai, "Noise Figure Measurement Using Mixed-Signal BIST", *Proc. IEEE International Symp. on Circuits and Systems*, 2007
- [4] Jie Qin, Charles Stroud, Foster Dai, "FPGA-Based Analog Functional Measurements for Adaptive Control in Mixed-Signal Systems", *IEEE Trans. on Industrial Electronics*, Vol. 54, No. 4, 2007
- [5] Jie Qin, Charles Stroud, Foster Dai, "Test and Verification of Mixed-Signal BIST Approaches", *Submitted to International Test Conference*, 2008