
ELEC 5200/6200 Spring 2010

ModelSim Tutorial

- 1. Create a directory for this homework assignment.
- 2. Write your VHDL code in a text editor and save file as .vhd file in the directory created above.
- 3. The ModelSim tool is available in Lab 320 and Lab 310 computers.
- 4. To simulate using ModelSim, follow these steps.

STEP 1:

After starting the ModelSim, create a new project from the file menu as shown in Figure 1.





STEP 2:

Give Project a name. The project location is the directory in which you have your VHDL files. Click OK. (Figure 2)

ModelSim SE 6.3c										
File Edit View Com	pile Simu	late Add Libr	ary Tools Layou	Window I	Help					
	6 6 12	<u>_</u> M = 9	.] 🕸 💥 🛺 🖻				Help	1	24	
Contains			Layout NoDesign	_						
Workspace	Type	Path								
fu work work	Library Library Library Library Library Library Library Library Library	C:/Users/Mani \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC \$MODEL_TEC		ate Project oject Name oject Location 'CompArch w	ork/Altera DE	2/tes Browse	0			
Transcript #// THIS WORK CONTAIN #// PROPRIETARY INFOR #// OF MENTOR GRAPHIC #// AND SUBJECT TO L #// AND SUBJECT TO L # Loading project compone	MATION WH S CORPORA ICENSE TER	CRET AND ICH IS THE PROPE		opy Settings Fro	om /modelsim.ini	Browse re Library Mappings OK Cance				ائر اور :
# reading C: \Program Files\ ModelSim>	Modeltech_	.6.3c\win32//mode	lsim.ini							
A Transcript										<u></u>
<no design="" loaded=""></no>									Ln: 1 Co	ol: 0

Figure 20

STEP 3:

A window, as shown in Figure 3, will pop up. Select Add existing file




Figure 20

STEP 4:

Brows the VHDL file of the component that you want to simulate. Make sure that you select "Copy to Project Directory" option. Click OK. (Figure 4 and 5)

ModelSim SE 6.3c
File Edit View Compile Simulate Add Project Tools Layout Window Help
Contains Z X X R B Layout NoDesign
Workspace + d x
Image: Status Type Order Modified Image: Status Type Order Image: Status Type Image: Status Type Order Image: Status Type Image: Status Type Order Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Image: Status Type Ima
Transcript
// PROPRIETARY INFORMATION WHICH IS THE PROPERTY # // OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS # // AND IS SUBJECT TO LICENSE TERMS. # // Loading project components # reading C:\Program Files\Modeltech_6.3c\win32//modelsim.ini # Loading project reg ModelSim>
A Transcript
Project : reg <no design="" loaded=""></no>

Figure 20

ModelSim SE 6.3c	
File Edit View Compile Simulate Add Project Tools Layout Window Help	
☐ ॎॖॾ ॖॿॖॕऻढ़ॿॿॎऀ॒॒॒ ॳ ॾऺॖॗढ़॓ ॾ ॖॣढ़ॕ	Help 💦
Contains Z X X B B Layout NoDesign	
Workspace + d X VName Status Type Order Modified	
# // PROPRIETARY INFORMATION WHICH IS THE PROPERTY # // OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS # // AND SIGNECT TO LOWER FEDER	<u>-</u>
# // AND IS SUBJECT TO LICENSE TERMS. # // # Loading project components	
# reading C:\Program Files\Modeltech_6.3c\win32//modelsim.ini # Loading project reg	
ModelSim>	<u>×</u>
Transcript	<u> </u>
Project : reg <no design="" loaded=""></no>	Ln: 1 Col: 0



STEP 5:

The selected VHDL file will appear in the workspace as highlighted in figure 6. Double click this file to open it in the right side if the workspace.

Click the compile icon at the top as highlighted by red box in the figure 7 and the design will be compiled.




Figure 20

ModelSim SE 6.3c		
File Edit View Compile Simulate Add Source	Lagls Layout Window Help	
]] 6 2 4 1 3 1 1 1 1 1 1 1 1 1 1	🕹 🖾 🗶 🕅	
Contains Z X X D D Lay	out NoDesign 🗸	
Workspace 🛛 🕹 🗗 🗙	H] C:/Users/Manish/Documents/academics/spring2009/CompArch work/Altera DE 2/test1/reg.vhd	+ d ×
Vame Status Type Order Modified	ln #	
i reg.vhd VHDL 0 01/11/0	1 library IEEE;	
	2 use IEEE.std logic 1164.all;	
	3 use IEEE.std logic arith.all;	
	5 entity reg is	
	6 generic (N : integer := 16);	
	<pre>7 port (reset, clock :in std logic;</pre>	
	<pre>8 regin: in std logic vector(N-1 downto 0);</pre>	
	<pre>9 regout: out std logic vector(N-1 downto 0));</pre>	
	10 end reg;	
	11	
	12 Architecture reg a of reg is	
	13 begin	
	14 process (reset, clock, regin)	
	15 begin	
	16 if (reset= '1') then	
	17 regout <= "00000000000000";	-
<u> </u>	4	Þ
Project Library	H reg.vhd	
Transcript		± ₫
# // PROPRIETARY INFORMATION WHICH IS THE PROPERTY		-
# // OF MENTOR GRAPHICS CORPORATION OR ITS LICENSC	RS	
# // AND IS SUBJECT TO LICENSE TERMS. # //		
# Loading project components		
<pre># reading C:\Program Files\Modeltech_6.3c\win32//modelsin # Loading project reg</pre>	.m	
ModelSim>		
R Transcript		
Project : reg <no design="" loaded=""></no>	Ln: 1 Col: 0	1

Figure 20

STEP 6:


If your design contains any error, the compiler will display an error message in the Transcript window as shown in Figure 8.

Double click the error message and a window will appear (Figure 9) which will contain description of the error and the line no. on which the error has occurred.

Make necessary changes in the code, save and recompile until all the errors are removed. Once all errors are removed a message will appear indicating a successful compilation as highlighted in figure 10.

ModelSim SE 6.3c		
File Edit View Compile Simulate Add Transcri	pt Tools Layout Window Help	1
[□ ☎ 目 番 ※ 陶례 立 二 М 計 号]] Contains [] 2 ※ ※ 臣 臣 Lay	Set III Hep Set Hep Set NoDesign ▼	
Workspace # if x Verkspace # if x Verkspace Status Type Order Modified NHDL O 01/12/0	<pre></pre>	X B H
	<u>≺</u>] ∭reg.vhd	× ************************************







ModelSim SE 6.3c		
File Edit View Compile Simulate Add Source	Tools Layout Window Help	
]] ☞ 등 종 ¾ ♥ ✿ <u>의</u> ⊇ # ♥ ♥]	🕸 🕮 🌠 🚨	
Contains Z X X R B Lay	yout NoDesign	
Workspace 🛛 🕹 🖻 🗶	H C:/Users/Manish/Documents/academics/spring2009/CompArch work/Altera DE 2/test1/reg.vhd	+ ª ×
Name Status Type Order Modified	ln #	_
is reg.vhd ✓ VHDL 0 01/12/0	<pre>8 regin: in std_logic_vector(N-1 downto 0); 9 regout: out std_logic_vector(N-1 downto 0)); 10 end reg; 11 12 Architecture reg_a of reg is 13 begin 14 process(reset, clock, regin) 15 begin 16 if(reset= '1') then 17 regout <= "000000000000000"; 18 elsif(clock'event and clock = '1')then 19 regout <= regin; 20 end if; 21 end process; 23</pre>	
4	4	<u>•</u>
Project Library	H reg.vhd	
Transcript		==== = =
# reading C: IProgram Files/Modeltech_6.3c/win32//modelsin # Loading project reg # Compile of reg. vhd was successful. # Compile of reg. vhd was successful. # Compile of reg. vhd falet with 1 errors. # Compile of reg. vhd falet with 1 errors. # Compile of reg. vhd was successful. # Compile of reg. vhd was successful.	n.mi	*
A Transcript		<u>«)»</u>
Project : reg <no design="" loaded=""></no>	Ln: 21 Col: 12	

Figure 20

STEP 7:

After compilation is successful, we simulate the circuit using an icon highlighted by red box in figure 10.

A window will appear in which you will have to select the entity of component you want to simulate as shown in Figure 11.

ModelSim SE 6.3c		0 🛛
File Edit View Compile Simulate Add Source	Tools Layout Window Help	
□ ☞ □ ● ※ ▲	★ III Help A Yout NoDesign ▼	
Workspace H is X VName Status Type Order Modifier Image: Status Type Order Modifier Modifier Image: Status Type Order Modifier Modifier	HC:/Users/Manish/Documents/academics/spring2009/CompArch work/Altera DE 2/test1/reg.vhd	+9×
T Sta	8 regin: in std_logic_vector(N-1 downto 0); 9 regout: out std logic vector(N-1 downto 0)); art Simulation	
Project ML Library	ame Type Path v work Library C:/Users/Manish/Documents/acade opt Optimized i end optimized i vital2000 Library SMODEL_TECH/vrilog i synopsys Library SMODEL_TECH/vrilog i synopsys Library SMODEL_TECH/synopsys i sud_developerskit Library SMODEL_TECH/synds i std_developerskit Library SMODEL_TECH/synds Design Unit(s) Design Unit(s) Resolution Coptimization	× × ×
Transcript	Enable optimization Optimization OK Cancel	
Project : reg <no design="" loaded=""></no>	Ln: 21 Col: 12	

Figure 20

STEP 8:

A successful simulation will produce windows as shown in figure 12. The window at the center titled 'Objects' will contain all the input and output ports in the entity.

To see simulation results we can either use a List or a Wave. Here, the use of List is explained. A wave can be set up and used in a similar way.

To add signals in the list, right click in the Object window area and then select 'Add to List' à 'Signals in Design' (figure 12)

ModelSim SE 6.3c	
File Edit View Compile Simulate Add Objects Tools	ayout Window Help
☐ ☞ 및 증 ½ ┗ ֎ 오스 ₩ 문 ┗] ◈ 프 4 ★ ← → 당 100 = ± 및 당 당 秒 秒 ¤ 1	
Workspace H d X Objects	
Visite State	Hents/academics/spring2009/comparent work/aitera de 2/test freg. vnd 101
	16 Generic BP In #
line14 reg(reg_a) Process	U Signal 1 library IEEE;
📕 std_logic_arith std_logic_arPackage 🛛 🔸 dock	U Signal 2 use IEEE.std_logic_1164.all
📕 std_logic_1164 std_logic_1 Package 🛛 🖅 regin	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU
I standard standard Package	uuuuuuuuuuu signal 4 5 entity reg is
	6 generic (N : integer :=
	7 port (reset, clock : in s
	8 regin: in std log
	View Dedaration 9 regout: out std 1
	Create Wave 10 end reg;
	View Memory Contents 11
	View Messages 12 Architecture reg_a of reg i.
	Copy 13 begin 🗸
	Find
🔛 Project 👖 Library 🖉 sim 📓 Files 🕪	Insert Breakpoint
	Insert Breakpoint
Transcript	Add to Vist Selected Signals
# Compile of reg.vhd was successful.	Add to Log Signals in Region
# Compile of reg.vhd was successful. # Compile of reg.vhd failed with 1 errors.	Add to Dataflow Signals in Design
# Compile of reg.vhd failed with 1 errors.	Toggle Coverage
# Compile of reg.vhd was successful. ModelSim> vsim work.reg	Force
# vsim work.reg	NoForce
# Loading std.standard # Loading ieee.std logic 1164(body)	Clock
# Loading ieee.std_logic_arith(body)	Change
# Loading work.reg(reg_a)#1	
VSIM 3>	
A Transcript	4 >
Project : reg Now: 0 ns Delta: 0 sim:/reg - Limited V	isibility Region
panning cancer	

Figure 20


STEP 9:

A List window will appear to the right of Object window. Now we want to assign values to the input signal in the design. This is done by forcing the value.

To force a value to an input signal, right click on the signal and select 'force' (figure 13). A window in figure 14 will appear. Write the value which you want to force e.g. 1 or 0 for a single bit signal or 1111000011110000 for a 16-bit vector. And click OK.

ModelSim SE 6.3c	
File Edit View Compile Simulate Add Objects Tools L	ayout Window Help
▯▯◪◪▯▯▯៙៙ฃ๛๏๚๚ฅ๖ๅ๏๏ฃ	R 🕅 Help 🥻
▲ 🐳 👫 100 ns 🕏 🗉 🖺 🖓 🖓 🖄 🎦	
Workspace H 🖻 🗶 Objects	
Instance Design unit Design u	Value Kind ns- /reg/reset- /reg/regin- /reg_
	16 Generic delta //reg/clock
	View Declaration 0 +0 0 0 0000000000000000000000000000
std_logic_inter std_logic_inter stdge	Create Wave nal
📕 standard standard Package 🖽 🛶 regout	View Memory Contents nal
	View Messages
	Сору
	Find
	Insert Breakpoint
	Add to Wave
	Add to List
	Add to Log
	Add to Dataflow
🛗 Project 🛝 Library 🖉 sim 📓 Files 🕪	Force
	NoForce
Transcript # Compile of reg.vhd was successful.	Clock
# Compile of reg.vhd failed with 1 errors.	Giologen
# Compile of reg.vhd failed with 1 errors. # Compile of reg.vhd was successful.	
ModelSim> vsim work.reg	
# vsim work.reg # Loading std.standard	
# Loading ieee.std_logic_1164(body)	
# Loading ieee.std_logic_arith(body) # Loading work.reg(reg_a)#1	
add wave -r /*	
add list -r /*	
VSIM 4>	Ţ
	<u>ت</u> (ه)
A Transcript	
Project : reg Now: 0 ns Delta: 0 sim:/reg - Limited Vi	sibility Region







STEP 10:

If you have clock signal in the design then right click it and select 'clock' Figure 15 A window in Figure 16 will appear. You can define all the clock parameters here. Click OK.




Figure 20

ModelSim SE 6.3c	
File Edit View Compile Simulate Add Objects	Tools Layout Window Help
▋▋▆▋▟▏▓፟፟፟፟ቘቘ፟፟፟፟⊇≙▕ቚ፟፟፟፟፟ቘጜ	🕸 🖽 🕼 Help 💦 🦓
Workspace H at X Object	
* Instance Design unit Design u	ns /reg/reset /reg/regin /reg
reg reg(reg_a) Architect	n 16 Generic delta- /reg/clock-
	dock U Signal 0 +0 0 0 0000000000000000000000000000
std_logic_1164 std_logic_1 Package	regin UUUUUUUUUUUUUUU Signal
🧮 standard 🛛 standard Package 🖽	regout UUUUUUUUUUUUUU Signal
	M Define Clock
	Clock Name
	sim:/reg/clock
	offset Duty
	0 50
	Period Cancel
	50 0 lines 4
🛗 Project 🛝 Library 😺 sim 📓 Files 🕙 🚽	Logic Values
Transcript # Compile of reg.vhd failed with 1 errors.	High: 1 Low: 0
# Compile of reg.vhd failed with 1 errors. # Compile of reg.vhd failed with 1 errors.	First Edge
# Compile of reg.vhd was successful. ModelSim> vsim work.reg	(€ Rising C Falling
# vsim work.reg	
# Loading std.standard # Loading ieee.std logic 1164(body)	OK Cancel
# Loading ieee.std_logic_arith(body)	
# Loading work.reg(reg_a)#1 add wave -r /*	
add list -r /*	
force -freeze sim:/reg/reset 10	
VSIM 5>	
A Transcript	<u>वाव</u>
Project : reg Now: 0 ns Delta: 0 sim:/re	g - Linited Visibility Region



STEP 11:

Once all the input signals are assigned a value, we are ready to simulate. You can select total run time for the simulation at the as highlighted by a red ellipse. (figure 17)

Run the simulation by clicking on the icon to right of total run time as highlighted by red box. (figure 17)




Figure 20

STEP 12:

As shown in figure 18, the list file will now contain the values of input and output signals at every time instant. This window is too small to examine the output. You can pop it out by clicking the icon highlighted by red box in figure 18.

ModelSim SE 6.3c File Edit View Compile Simulate A	d List Tools Layout Window Help		
□ ☞ 86 ≯®822 }		X D B	Help &
Norkspace H	A Objects Image: Solution of the second se	jj j] ≝ ± ₫ ⊻ Kind	/reg/reset /reg/regin /reg
↓ Ine_14 reg(reg_a) Pro ■ std_logic_arith std_logic_arPac ■ std_logic_1164 std_logic_1Pac	age 🚽 dock 1	Signal Signal 20 Signal 25 Signal 50 75 100 125 100 125 200 225 2250 225 300	ta / reg/clock // // // // // // // // // // // // //
🞬 Project 🛄 Library 🖉 sim 🖺 File			l ∰ listi
# vsim work.reg # usading stid.standard # Loading ise.stid_joig1164(body) # Loading ise.stid_joig116(body) # Loading work.reg(rega) #1 add wave + f [#] force-freeze sim:/reg/rest 1 0 force-freeze sim:/reg/regin 101011111001111 VSIM /> force-freeze sim:/reg/regin 1010111110101111 VSIM /> force-freeze sim:/reg/regin 10.020 VSIM /> run			
VSIM 9>			4
Project : reg Now: 300 ns Delta: 1	sim:/reg - Limited Visibility Region		

Figure 20

STEP 13:

After verification, you can save this list output as a file. To do this, From File menu, select 'Write List' à'Tabular' (Figure 19)

A window in Figure 20 will appear. Give a suitable name to your list file and Save. The Default location will be your project directory. You can later open this file in TextPad, Copy its contents and Paste in Microsoft word.

ew Window K B C A B B C C A B C C A B C	New Window Image: Constraint of the second sec	New Window Image: Description Image: Performance Image: Performa	list Edit View	Add Tools Window	
pen reg/reset/reg/regin/reg/regut oad /reg/clock ve 0.1 101011110101111 0000000000000 pret List Iabular 0 101011110101111 000 101011110101111 000 101011110101111 001 101011110101111 001 101011110101111 100 +0 0 101011110101111 100 +0 0 101011110101111 1011110101111 101011110101111 100 +0 101011110101111 101011110101111 101011110101111 101011110101111 105 +0 0 101011110101111 101011110101111 105 +0 0 101011110101111 101011110101111 105 +0 0 101011110101111 101011110101111 101011110101111 101011110101111 101011110101111 101011110101111 101011110101111 101011110101111 10101011110101111 101011110101111 <th>Open reg/reset- /reg/regin- /reg/regut- Save 0 1 10101111010111 0000000000000 Write List 0 1 101011111010111 0000000000000 Write List 1 0 101011111010111 0000000000000 Gose Window TSSI 0 1 101011111010111 0000000000000 100 +0 0 1 10101111010111 000000000000000000000000000000000000</th> <th>Open reg/reset_/reg/regin_/reg/regout_/ Lodd 0 1 1010111100000000000000000000000000000</th> <th>-</th> <th></th> <th>d</th>	Open reg/reset- /reg/regin- /reg/regut- Save 0 1 10101111010111 0000000000000 Write List 0 1 101011111010111 0000000000000 Write List 1 0 101011111010111 0000000000000 Gose Window TSSI 0 1 101011111010111 0000000000000 100 +0 0 1 10101111010111 000000000000000000000000000000000000	Open reg/reset_/reg/regin_/reg/regout_/ Lodd 0 1 1010111100000000000000000000000000000	-		d
Jose Window Events 1 1010111110101111 000000000000000 75 +0 1 101011110101111 101011110101111 100 +0 0 1 101011110101111 101011110101111 125 +0 0 1 101011110101111 101011110101111 150 +0 0 1 101011110101111 101011110101111 155 +0 0 1 101011110101111 101011110101111 175 +0 0 1 1010111110101111 101011110101111 200 +0 1 1010111110101111 101011110101111 10111110101111 225 +0 0 1 1010111110101111 10111110101111 225 +0 0 1 101011110101111 101011110101111 275 +0 0 1 010111110101111 101011110101111	Events 1 1010111110001111 000000000000000000000000000000000000	Close Window Events 1 101011110001111 000000000000000000 75 +0 1 01011110101111 101011111 100 +0 0 1 01011110101111 101011111 125 +0 0 0 10101111001111 101011111 150 +0 0 1 10101111001111 101011111 175 +0 0 1 10101111001111 200 +0 0 1 10101111001111 225 +0 0 1 10101111001111 225 +0 0 1 10101111001111 250 +0 0 1 10101111001111 255 +0 0 1 10101111001111 255 +0 0 1 10101111001111 255 +0 0 1 10101111001111 275 +0 0 1 10101111001111	<u>L</u> oad <u>S</u> ave	reg/reset /reg/regin /reg/regout /reg/clock 0_1 101011110101111 00000000000000	
Jose Window TSSI h 1010111110101111 75 +0 0 101011110101111 101011110101111 100 +0 0 101011110101111 101011110101111 125 +0 0 0 101011110101111 10111110101111 125 +0 0 101011110101111 101011110101111 1011110101111 175 +0 0 1010111110101111 101011110101111 1011110101111 200 +0 0 1010111110101111 1010111110101111 10111110101111 201 +0 0 1010111110101111 101011110101111 10111110101111 201 +0 0 101011110101111 101011110101111 10111110101111 225 +0 0 0 101011110101111 101011110101111 250 +0 0 101011110101111 101011110101111 101011110101111 275 +0 0 101011110101111 101011110101111 101011110101111	Gose Window 1 biobili 10001111 0001111001111 75 +0 0 101011110001111 101011110001111 100 +0 0 101011110001111 101011110001111 125 +0 0 0 101011110001111 10101111001111 155 +0 0 1 10101111001111 10101111001111 175 +0 0 0 10101111001111 10101111001111 200 +0 0 1 10101111001111 10101111001111 225 +0 0 0 10101111001111 10101111001111 260 +0 0 1 10101111001111 10101111001111 275 +0 0 0 10101111001111 10101111001111	Close Pictorial Pictorial Pictorial 75 +0 0 01010111100111110011111 01011110011111 100 +0 0 1101011110011111 01011110011111 125 +0 0 0101011110011111 01011110101111 125 +0 0 1101011110011111 01011110101111 156 +0 0 1001011110011111 01011110101111 206 +0 0 1001011110011111 01011110101111 225 +0 0 0 10011111001111 010111110101111 225 +0 0 100101111001111 10011111001111 0101111001111 250 +0 0 100101111001111 0101111001111 0101111001111 250 +0 0 1001011110001111 0101111001111 0101111001111 250 +0 0 1001011110001111 0101111001111 0101111001111 250 +0 0 1001011110001111 01001011110011111 01001011110011111 <t< td=""><td>Write List 📃 🕨</td><td>-</td><td></td></t<>	Write List 📃 🕨	-	
			75 +0 100 +0 125 +0 150 +0 175 +0 200 +0 225 +0 250 +0 250 +0 275 +0	TSSL 1 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 101011110101111 0 1010111110101111 101011110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111 0 1010111110101111 1010111110101111	

Figure 20

