

# ELEC 4200 Lab#0 Tutorial

# Objectives(1)

---

- In this Lab exercise, we will design and implement a 2-to-1 multiplexer (MUX), using Xilinx *Vivado* tools to create a verilog model of the design, verify the model, and implement the model in a Field Programmable Gate Array (FPGA)
- The behavior of the multiplexer will be implemented in two different ways:
  - 1) Logic equations, which should be familiar from Digital Logic Circuits.
  - 2) Behavioral description, in which we specify the desired input/output behavior and allow the *Vivado* synthesis tool to implement the required logic.

# Objectives(2)

---

- Vivado simulator will be used to simulate and verify the design, with model debugging and correction performed as needed.
- After the design is fully verified, we will use *Vivado* to synthesize the design into an Artix-7 FPGA, generating a configuration data file which will then be downloaded onto a Diligent *Nexus 4 DDR* circuit board, where the implemented design will be verified on the hardware using switches to stimulate the circuit and LEDs to observe the outputs.
- If you have no idea what any of this means, don't worry. That is why this is a tutorial!

# Warning:


---

- You will need to actually read the instructions.
- If you attempt to just look at the pictures, you will miss steps, make mistakes, encounter errors, etc.
- When you ask for help with problems resulting from not reading the directions, your GTA will make fun of you before telling you to read the directions.
- You have been warned.

# New Project (1)

---


- Click the start menu, and type “Vivado.” Then look for “Vivado 2018.2” (or the latest installed version) and click on it.



# New Project (2)

---

- Launch the *New Project Wizard* by clicking “Create New Project” on the *Quick Start* page, or “New Project” in the “File” dropdown menu.
- Click “Next” on the first screen to produce the *New Project* window.



The screenshot shows a dialog box titled "New Project". It contains the following elements:


- Project Name**: A heading followed by the instruction "Enter a name for your project and specify a directory where the project data files will be stored."
- Project name:** A text input field containing "Lab0".
- Project location:** A text input field containing "F:/ELEC4200/labs".
- Create project subdirectory**
- Project will be created at:** F:/ELEC4200/labs/Lab0

- Enter the project name and location in the corresponding boxes.
- Note: It is **HIGHLY** recommended that while working in the lab your projects be located on an external flash drive or the C: drive (NOT your H: drive). If your project is located on the H: drive one of the later synthesis steps will **ALWAYS** fail! If using the C: drive you can use the “C:\TEMP\” directory.
- Give the project a descriptive name, like “LAB0” and click “Next”.

# New Project (3)

---

- Select “RTL Project” as the project type and click “Next”.



New Project

**Project Type**  
Specify the type of project to create.

**RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

Do not specify sources at this time

**Post-synthesis Project**  
You will be able to add sources, view device resources, run design analysis, planning and implementation.

Do not specify sources at this time

**I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.


**Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.

**Example Project**  
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

# New Project (4)


- In the *Add Sources* window, set the “Target Language” to verilog and the “Simulator language” to Mixed.
- After setting the language options, click “Create File”





# New Project (5)


- In the Create Source File dialog box, make sure the “File type” is set to Verilog and enter the name of your file.
  - Again, it is always a good idea to use a descriptive name, in this case *Mux21* because this is a 2-1 multiplexor.
- Click “OK” to close the dialog box and then “Next”.



# New Project (6)


---

- We do not have any constraints yet, but in future projects, you may import and edit existing constraints files to save time. So click “Next” for now.



# New Project (7)

- Here we need to select our device. You can use the search function, filters, or just scroll until you find our device: **XC7A100tcsg324-1**.
  - This FPGA is from the Xilinx Artix-7 family (**XC7A100T**).
  - The device is contained in a 324-pin **csg324** package.
  - The speed grade of the part is “-1”.
- Click “Next”



**Default Part**  
Choose a default Xilinx part or board for your project. This can be changed later.

Parts | Boards

Reset All Filters

Category: All Package: All Temperature: All  
Family: All Speed: All

Search: Q-


Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs
xc7a100tcsg324-1	324	210	63400	126800	135	0	240
xc7a100tcsg324-2	324	210	63400	126800	135	0	240
xc7a100tcsg324-2L	324	210	63400	126800	135	0	240
xc7a100tcsg324-3	324	210	63400	126800	135	0	240
xc7a100tcsg324-3L	324	210	63400	126800	135	0	240
xc7a100tfgg484-1	484	285	63400	126800	135	0	240
xc7a100tfgg484-2	484	285	63400	126800	135	0	240
xc7a100tfgg484-2L	484	285	63400	126800	135	0	240
xc7a100tfgg484-3	484	285	63400	126800	135	0	240
xc7a100tfgg484-3L	484	285	63400	126800	135	0	240

< Back Next > Finish Cancel

# New Project (8)

---

- The New Project Summary window lists information selected in the previous screens.
  - If necessary, use the “Back” button to return to previous screens to make changes/corrections.
- Click “Finish” to open the Project Manager window.



# Create the Verilog model

- Since we chose to create a new verilog file, *Vivado* will automatically launch a wizard to assist in creating the entity and architecture structures that comprise a verilog model. This can all be done by hand (and you can edit all of this later), but there is no reason not to take advantage of the wizard utility.
- Leave the Entity and Architecture names as their defaults.
- Create three inputs (Direction “input”): *Din0*, *Din1*, *Sel*
- Create two outputs (Direction “output”): *Dout1*, *Dout2*
- Click “OK”

Define a module and specify I/O Ports to add to your source file.  
For each port specified:  
MSB and LSB values will be ignored unless its Bus column is checked.  
Ports with blank names will not be written.

**Module Definition**

Module name: Mux21

**I/O Port Definitions**

Port Name	Direction	Bus	MSB	LSB
Din0	input	<input type="checkbox"/>	0	0
Din1	input	<input type="checkbox"/>	0	0
Sel	input	<input type="checkbox"/>	0	0
Dout1	output	<input type="checkbox"/>	0	0
Dout2	output	<input type="checkbox"/>	0	0

OK Cancel

# Edit Verilog Model(1)


- Open your new verilog file from the Sources window (double click on the Design Source name, *Mux21*)

The screenshot displays the Vivado 2018.1 IDE interface. The 'Sources' window is open, showing a tree view of the project files. The file 'Mux21 (Mux21.v)' is selected under 'Design Sources (1)'. The 'Source File Properties' window is also open, showing the file's location, type (Verilog), library (rtl\_defaultlib), and size (0.6 KB). The 'Project Summary' window is visible, providing details about the project, including the name, location, family, part, and target language. The 'Design Runs' table at the bottom shows the status of various design runs.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2018)	Vivado Synthesis Default Reports (Vivado Synthesis 2018)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2018)	Vivado Implementation Default Reports (Vivado Implementation 2018)

# Edit Verilog Model(2)

- Scroll down and add the code in the red rectangles between the Begin and End statements of the architecture section of the model.
- After saving, we can then set up the simulator.



Mux models:

1<sup>st</sup> statement:  
logic equation

2<sup>nd</sup> statement:  
“behavior”

# Simulator Setup(1)


---

- Xilinx *Vivado* integrates support for its own simulator, as well as several other commercial simulation tools. Therefore, you must select *Vivado simulator* from a list of simulators.
- As long as you use the same computer week to week, this setting should only have to be made this one time. However, if you ever get errors from *Vivado* about not being able to find the simulator, check this setting first.




# Simulator Setup(2)

1. In the Project Manager pane, select *Project Settings*
2. In the Project Settings window, select *Simulation*
3. Select *Vivado Simulator* in the Target simulator drop-down menu.
4. Click OK to close the window.



# Simulation(1)

- This tutorial describes only how to perform a basic simulation, but it is recommended that you experiment with its many capabilities, as you may find ways it can help you debug in later lab sessions.
- Click on “Run Simulation” in the Flow Navigator, and then Run “Behavioral Simulation” in the popup menu.



# Simulation(2)

- When the simulator is finished launching you should see the following window. If you do not, call the GTA to show you to set up the proper view windows.

The screenshot shows the Vivado 2018.1 simulation environment. The main window displays a waveform for a behavioral simulation of a Mux21 module. A red box highlights a table of signal values, with a red arrow pointing to it. The table lists the following signals and their values:

Name	Value
Din0	Z
Din1	Z
Set	Z
Dout1	X
Dout2	X

The waveform shows a time axis from 999,996 ps to 1,000,000 ps. The signals are plotted as horizontal lines, with a vertical yellow line at 1,000,000 ps. The Tcl Console at the bottom shows the following output:


```
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mux21_behav' loaded.  
INFO: [USF-XSim-97] XSim simulation ran for 1000ns  
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.691 ; gain = 28.672
```

You should see your signal names. If there are any signals whose names are of the form XLXN, these are internal nets that can be deleted, unless you need them for debugging. Omit them from simulation screenshots captured for reports.

# Simulation(3)

- Design verification requires that you stimulate the inputs and observe the outputs. You are to stimulate the inputs with all possible input combinations and observe each output to verify its correctness.
- This is called “exhaustive testing”. It is suitable for a simple circuit (such as the mux) but is not practical for large circuits with many inputs.


- Right click on one of your input signals (ex: Din0) and select “Force clock” from the context menu.



# Simulation(4)

---

- For the 2-1 MUX we have 3 inputs (Din0, Din1, and Sel) where each input can be either logic high (1) or logic low (0).
- There are  $2^3=8$  possible input combinations. While we could stimulate each combination individually, an easier approach would be to use *the simulator's* clock stimulator to generate the input timing diagrams below.



# Simulation(5)

- The right side of the Stimulators dialog box should now show the clock parameters.
- You can set the starting value (0 or 1), adjust the offset value to start the clock, adjust the period, and adjust the duty cycle

- Set the options as shown on the right to create a waveform that starts low and repeats every 40ns with a 50% duty cycle.

- Click “Apply”

Force Clock: /Mux21/Din0

Enter parameters below to force the signal to a constant value. Assignments made from within HDL code or any previously applied constant or clock force will be overridden.

Signal name: /Mux21/Din0

Value radix: Hexadecimal

Leading edge value: 0

Trailing edge value: 1

Starting after time offset: 0ns

Cancel after time offset:

Duty cycle (%): 50

Period: 40ns

OK Cancel

# Simulation(6)


- Repeat the clock procedure for Din1 and Sel with the following periods. Click “Apply” after each signal is added.
  - Din1: 80ns period
  - Sel: 160ns period

- Click “Close” when you are finished.



The image shows two side-by-side screenshots of the 'Force Clock' dialog box in a simulation tool. Both dialogs have a title bar with a green icon and a close button (X). The left dialog is titled 'Force Clock: /Mux21/Din1' and the right is 'Force Clock: /Mux21/Sel'. Both dialogs contain the following text: 'Enter parameters below to force the signal to a constant value. Assignments made from within HDL code or any previously applied constant or clock force will be overridden.' Below this text are several input fields: 'Signal name' (pre-filled with the signal name), 'Value radix' (a dropdown menu set to 'Hexadecimal'), 'Leading edge value' (input field with '0' and a clear button), 'Trailing edge value' (input field with '1' and a clear button), 'Starting after time offset' (input field with '0ns' and a clear button), 'Cancel after time offset' (empty input field), 'Duty cycle (%)' (input field with '50' and a spinner), and 'Period' (input field with '80ns' for the left and '160ns' for the right, both with clear buttons). At the bottom of each dialog are a help icon (question mark in a circle), an 'OK' button, and a 'Cancel' button.

# Simulation(7)

- Now we need to run the simulation using the following simulation controls.



- Whenever you begin a new simulation you should clear the waveforms window. Do this by clicking the “Restart Simulation” button or by typing “restart” into the Console Window.
- Run the simulation for 160ns by typing 160 ns into the “Run Duration” box and then click “Run For”. Your output should look similar to this. Use the zoom controls as needed to make the waveform fill the window.






# Simulation(8)

---

- Examine your results and ensure that they accurately match the operation of a 2-1 MUX for both Dout1 and Dout2.
- If you observe any incorrect results during simulation, go back and debug your circuit. Do not proceed any further until your simulation produces the correct results.
- If time allows you may want to experiment with some of the other “types” in the Stimulators window so that you can become familiar with their operation and know how to use them for future labs.
- If your final circuit does not work and it is traced it back to an error in simulation, the GTA reserves the right to laugh at you publicly in front of your classmates.

# Add Constraints (1)

- We need to define a “constraints file” that defines which signals (Din, Dout, Sel) go to which pins on the FPGA.
- Right click on the “Constraints” folder in the project manager and select “Add Sources”.



The screenshot shows the Vivado 2019.2 Project Manager interface. The 'Constraints' folder is selected in the Project Manager, and a context menu is open with 'Add Sources...' highlighted. The 'Mux21.v' source file is visible in the Sources list. The Properties panel shows the location of the source file. The Design Runs table at the bottom shows the synthesis results.


```
module Mux21(  
    input Din0,  
    input Din1,  
    input Sel,  
    output Dout1,  
    output Dout2  
);  
  
assign Dout1 = (Din0 & ~Sel) | (Din1 & Sel);  
  
reg Dout2;  
always @ (Din0 or Din1 or Sel)  
begin  
    if (Sel==1)  
        Dout2 = Din1;  
end
```

HS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
					1	0	0.0	0	0	8/3/20	00:00:23	Vivado Synthesis Defaults (Vivado Synthesis 2019)
												Vivado Implementation Defaults (Vivado Implementation 2019)

# Add Constraints (2)



---

- This opens the “Add Sources Wizard”. Make sure “Add or create constraints” is selected and click “Next”.




# Add Constraints (3)

- Click “Create File” and in the dialog box that opens, name your constraints file. As always, use a descriptive name, like “LAB0\_Constraints”. Then click “OK”.




# Add Constraints (4)

- Click “Finish” to add your file to the project.



# Add Constraints (5)

- Open your newly added file by double clicking on it from the Project Manager.



The screenshot shows the Vivado 2019.2 IDE interface. The Project Manager window is open, displaying the project hierarchy. The 'Sources' pane shows the following structure:

- Design Sources (1)
  - Mux21 (Mux21.v)
- Constraints (1)
  - constrs\_1 (1)
    - LAB0\_Constraints.xdc** (highlighted with a red box)
- Simulation Sources (1)

The 'Source File Properties' window is open for LAB0\_Constraints.xdc, showing the 'General' tab. The 'Design Runs' window is also open, showing a table of synthesis results.

HS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
					1	0	0.0	0	0	8/3/20	00:00:23	Vivado Synthesis Defaults (Vivado Synthesis 2019)
												Vivado Implementation Defaults (Vivado Implementation 2019)

```
23 module Mux21(  
24     input Din0,  
25     input Din1,  
26     input Sel,  
27     output Dout1,  
28     output Dout2  
29 );  
30  
31 assign Dout1 = (Din0 & ~Sel) | (Din1 & Sel);  
32  
33 reg Dout2;  
34 always @ (Din0 or Din1 or Sel)  
35 begin  
36     if (Sel==1)  
37         Dout2 = Din1;
```

# Add Constraints (6)

- Add the following lines in the constraints file, renaming the ports to match those in your design. Save after you are done.

```
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { Din0 }];
```

```
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { Din1 }];
```

```
set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { Sel }];
```

```
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { Dout1 }];
```

```
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { Dout2 }];
```

The screenshot shows the Vivado 2018.1 interface. The main window displays the LAB0\_Constrains.xdc file with the following content:


```
1 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { Din0 }];
2 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { Din1 }];
3 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { Sel }];
4 set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { Dout1 }];
5 set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { Dout2 }];
```

The Design Runs table at the bottom shows the following data:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2018)	Vivado Synthesis Default Reports (Vivado Synthe
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2018)	Vivado Implementation Default Reports (Vivado Im

# Implement the design(1)


- Now you are going to have *Vivado* “synthesize” your design into generic digital logic components.
- In the Flow Navigator, click “Run Synthesis”.
- This may take several minutes to run, so be patient.
- A dialog box will open on completion, either select “Run Implementation” or hit “Cancel”.





# Implement the design (2)

- Click on “Run Implementation”. This maps the synthesized design to the hardware, and routes I/O ports to the pins specified in the constraints file.
- Again, this will take several minutes to run.
- A dialog box will open on completion, either select “Generate Bitstream” or hit “Cancel”.



# Generate Bitstream


- With the design now implemented, it is time to generate the bitstream, or the file that will be downloaded to the FPGA.
- Click “Generate Bitstream”
- A dialog box will open on completion, either select “Open Hardware Manager” or hit “Cancel”.

The screenshot shows the Vivado 2019.2 interface for a project named 'Lab0'. The 'Project Manager' window is open, displaying the 'IMPLEMENTATION' section. The 'Generate Bitstream' button is highlighted with a red rectangle. The 'Design Runs' table at the bottom shows the status of the implementation steps.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSF
✓ synth_1	constrs_1	synth_design Complete!								1	0	0.0	0	
✓ impl_1	constrs_1	route_design Complete!	NA	NA	NA	NA	NA	0.778	0	1	0	0.0	0	

# Download to Hardware(1)

- Plug in the USB cable between a PC USB port and the USB port on the FPGA board to access the JTAG programming module.
- Flip the board power switch from OFF to ON



# Download to Hardware (2)

- Click on “Hardware Manager”


The screenshot displays the Vivado 2019.2 software interface. The left-hand 'Flow Navigator' pane is expanded to the 'IMPLEMENTATION' section, where the 'Open Hardware Manager' option is highlighted with a red rectangle. The main workspace is divided into several panes: 'Sources' showing the project hierarchy with 'LAB0\_Constraints.xdc' selected; 'Source File Properties' for 'LAB0\_Constraints.xdc' showing it is enabled and located at 'C:/Users/zyxy/Desktop/4200/2020fall/L'; a code editor showing the Verilog code for a 'Mux21' module; and a 'Design Runs' table at the bottom.

```
module Mux21(  
    input Din0,  
    input Din1,  
    input Sel1,  
    output Dout1,  
    output Dout2  
);  
  
    assign Dout1 = (Din0 & ~Sel1) | (Din1 & Sel1);  
  
    reg Dout2;  
    always @ (Din0 or Din1 or Sel1)  
    begin  
        if (Sel1==1)  
            Dout2 = Din1;  
        else  
            Dout2 = Din0;  
        end  
endmodule
```

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSF
synth_1	constrs_1	synth_design Complete!								1	0	0.0	0	
impl_1	constrs_1	write_bitstream Complete!	NA	NA	NA	NA	NA	2.145	0	1	0	0.0	0	

# Download to Hardware (3)

- Click “Auto Connect” to connect to your Nexys 4 board.
- If you encounter any errors, verify that the board is plugged in and powered on.



# Download to Hardware(4)

- Click “Program Device” and select xc7a100t\_0 from the list.

The screenshot shows the Vivado 2018.1 interface with the Hardware Manager window open. The Hardware Manager window displays a table of hardware components:

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/2102926968...	Open
xc7a100t_0 (1)	Not programmed
XADC (System Monitor)	

A red box highlights the "Program device" button in the Hardware Manager window. Below the table, the "Hardware Device Properties" window is open for the selected device, showing the following details:


- Name: xc7a100t\_0
- Part: xc7a100t
- ID code: 13631093
- IR length: 6
- Status: Not programmed
- Programming file: 0:/labs/Lab0/Lab0.runs/impl\_1/Mux2

The "PROGRAM AND DEBUG" section in the left-hand Project Manager is selected, and the "Open Hardware Manager" option is visible. The bottom of the interface shows the Tcl Console and other tool windows.

# Download to Hardware(5)

---

- In the dialog box, make sure the correct bit file is selected.
- Leave the “Debug probes file” box empty for now.
- Click “Program”



# Download to Hardware(6)

---

- Verify correct operation of the circuit using the switches and observe the output on the LEDs. If you encounter any bugs, attempt to figure out what went wrong before asking for help.
- Ensure that you apply all possible input combinations, as you did in simulation, and verify that the outputs match the simulation results.
- After verifying the circuit is correct, call the GTA over and demonstrate the circuit.



# Clean up

---

- Turn off the board, unplug the USB cable, put them back in their box, and return the box to the shelf.
- Close Vivado, any other open programs, and save all files.
- Don't forget to log out of your machine and take any USB drives with you.