Set-Reset (SR) Latch

Asynchronous
Level sensitive
cross-coupled Nor gates
active high inputs (only one can be active)

\[
\begin{array}{c|c|c|c|c}
S & R & Q^+ & \overline{Q}^+ & \text{Function} \\
0 & 0 & Q & \overline{Q} & \text{Storage State} \\
0 & 1 & 0 & 1 & \text{Reset} \\
1 & 0 & 1 & 0 & \text{Set} \\
1 & 1 & 0-? & 0-? & \text{Indeterminate State} \\
\end{array}
\]

cross-coupled Nand gates
active low inputs (only one can be active)

\[
\begin{array}{c|c|c|c|c}
S & R & Q^+ & \overline{Q}^+ & \text{Function} \\
0 & 0 & 1-? & 1-? & \text{Indeterminate State} \\
0 & 1 & 1 & 0 & \text{Set} \\
1 & 0 & 0 & 1 & \text{Reset} \\
1 & 1 & Q & \overline{Q} & \text{Storage State} \\
\end{array}
\]
Enabled Set-Reset (SR) Latch

Asynchronous
Level sensitive

cross-coupled Nor gates
active high inputs (S & R cannot be active)

<table>
<thead>
<tr>
<th>E</th>
<th>S</th>
<th>R</th>
<th>Q+</th>
<th>Q̅+</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
<td>Q</td>
<td>Q̅</td>
<td>Storage State</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Q</td>
<td>Q̅</td>
<td>Storage State</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Set</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0-?</td>
<td>0-?</td>
<td>Indeterminate State</td>
</tr>
</tbody>
</table>

cross-coupled Nand gates
active low inputs (S & R cannot be active)

<table>
<thead>
<tr>
<th>E</th>
<th>S</th>
<th>R</th>
<th>Q+</th>
<th>Q̅+</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1-?</td>
<td>1-?</td>
<td>Indeterminate State</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Set</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Q</td>
<td>Q̅</td>
<td>Storage State</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>Q</td>
<td>Q̅</td>
<td>Storage State</td>
</tr>
</tbody>
</table>
**Transparent D Latch**

Asynchronous

Level sensitive

cross-coupled Nor gates

active high enable (E)

\[ \begin{array}{c|c|c}
E & D & Q^+ \\
\hline
0 & x & Q \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array} \]

Function

Storage State

Transparent Mode

Transparent Mode

cross-coupled Nand gates

active low enable (E)

\[ \begin{array}{c|c|c}
E & D & Q^+ \\
\hline
1 & x & Q \\
0 & 0 & 0 \\
0 & 1 & 1 \\
\end{array} \]

Function

Storage State

Transparent Mode

Transparent Mode
D Flip-Flop

Synchronous (also know as Master-Slave FF)

Edge Triggered (data moves on clock transition)

one latch transparent - the other in storage

active low latch followed by active high latch

positive edge triggered (rising edge of CK)

active high latch followed by active low latch

negative edge triggered (falling edge of CK)
Timing Considerations

Set-up time ($t_{su}$) = minimum time input data must be valid before active edge of clock

Hold time ($t_h$) = minimum time input data must be held valid after active edge of clock

Clock-to-output delay ($t_{co}$) = maximum time before output data is valid with respect to active edge of clock

Set-up or Hold Time violation => metastability
(Q & $\overline{Q}$ go to intermediate voltage values which are eventually resolved to an unknown state)

Set-up & Hold Time violations in a vector set referred to as *clock-data races*
Timing Considerations

To verify that a sequential logic circuit will work at the specified clock frequency, $f_{clk}$, we must consider the clock period, $T_p$, the propagation delay, $P_{del}$, of the worst case path through the combinational logic, as well as $t_{su}$ and $t_{co}$ of the flip-flops such that the following relationship holds:

For paths from flip-flop outputs to flip-flop inputs:

$$\frac{1}{f_{clk}} = T_p \geq P_{del} + t_{co} + t_{su}$$

For paths from primary inputs to flip-flop inputs:

$$\frac{1}{f_{clk}} = T_p \geq P_{del} + t_{su}$$

For paths from flip-flop outputs to primary outputs:

$$\frac{1}{f_{clk}} = T_p \geq P_{del} + t_{co}$$

For paths from primary inputs to primary outputs:

$$\frac{1}{f_{clk}} = T_p \geq P_{del}$$

Timing analysis and timing simulation CAD tools are typically used for this verification.
**Good Design Practices**

Use single clock, single edge synchronous design techniques as much as possible.

Asynchronous interfaces lead to metastability (minimize the async interface & double clock data to reduce probability of metastability).

Avoid asynchronous presets & clears on FFs (use sync presets & clears whenever possible).

**DO NOT** construct a FF from two level sensitive latches of the same type with an inverter on the clock input to one latch.

**DO NOT** gate clocks!!!

Create clock enabled FFs via a MUX to feed back current data.

---

C. E. Stroud, Dept. of ECE, Auburn Univ.

8/06