



Combinational Design Using Schematic Capture

ELEC 4200

Auburn University

August 29th, 2011

- Design an octal to 7-segment decoder with active-low outputs
 - Inputs D2-D0
 - Outputs A-G
- Generate:
 - Complete truth table
 - K-maps
 - Minimized SOP equations
 - Logic diagram
- Capture schematic using SOP equations, simulate, and verify design (debugging where needed) using ModelSim
- Synthesize using ISE, download, and verify design onto a Spartan 3 FPGA



- 1 Derive the truth table for the decoder
- 2 Use K-maps to obtain minimized SOP expressions
 - Share common product terms and gates where possible
- 3 Draw a logic diagram
 - Share common product terms and gates where possible
 - Label all inputs and outputs according to the system specifications
- 4 Read the following:
 - ISE Quick Start Guide (pages 24-30)
 - Spartan 3 PCB reference manual
 - Chapter 1 (4 pages)
 - Chapter 3 (3 pages)
 - Chapter 4 (2 pages)

- 1 Capture your design using the ISE Schematic capture tool
- 2 Simulate your circuit for design verification
 - Simulate & verify all possible input values
 - Debug & fix problems if output is incorrect
 - Check truth table against K-map population
 - Check K-map groups against logic equation product terms
 - Check logic equations against VHDL model equations

- ③ Synthesize your design for the Spartan3 S200 FPGA using ISE
 - Connect inputs (D2-D0) to switches
 - Connect outputs (A-G) to 7-segment display
- ④ Download and verify your design
 - Debug, re-synthesize, and re-download as needed
 - If Step 2 was carried out properly, this step may be unnecessary
- ⑤ Demonstrate your working circuit to the GTA

- ① Just by looking, would it have been easier to implement the circuit using POS equations for all outputs? What about just some outputs?
- ② Based on your understanding of FPGA's, how would the SOP and a POS implementations of the above circuit differ when implemented on an FPGA?

Report Guidelines

- ① Screenshot of your verified schematic
- ② Screenshot of your ModelSim simulation results
- ③ All of your pre-lab work
- ④ Answers to questions