


# Half Adders


no carry-in

$$HA \begin{cases} S_i = x_i \oplus y_i \\ C_i = x_i \bullet y_i \end{cases}$$





# Full Adders with carry-in

$$FA \begin{cases} s_i = x_i \oplus y_i \oplus c_{i-1} \\ c_i = x_i \bullet y_i + x_i \bullet c_{i-1} + y_i \bullet c_{i-1} \end{cases}$$




| $x_i$ | $y_i$ | $c_{i-1}$ | $c_i$ | $s_i$ |
|-------|-------|-----------|-------|-------|
| 0     | 0     | 0         | 0     | 0     |
| 0     | 0     | 1         | 0     | 1     |
| 0     | 1     | 0         | 0     | 1     |
| 0     | 1     | 1         | 1     | 0     |
| 1     | 0     | 0         | 0     | 1     |
| 1     | 0     | 1         | 1     | 0     |
| 1     | 1     | 0         | 1     | 0     |
| 1     | 1     | 1         | 1     | 1     |

(e)



# Ripple Carry Adder

slow, less hard ware



# Delay in Ripple-Carry Adder

Let  $t_{\text{gate}}$  = propagation delay through a logic gate,  
assuming the same delay for inverters (normally  
inverter has less delay).

## Half adder propagation delays

$$\begin{aligned}t_{\text{add}} &= 3 t_{\text{gate}} \\t_{\text{carry}} &= 1 t_{\text{gate}}\end{aligned}$$

$$HA \begin{cases} s_i = x_i \oplus y_i \\ c_i = x_i \cdot y_i \end{cases}$$

## Full adder propagation delays

$$\begin{aligned}t_{\text{add}} &= 3 t_{\text{gate}} \\t_{\text{carry}} &= 2 t_{\text{gate}}\end{aligned}$$

$$FA \begin{cases} s_i = x_i \oplus y_i \oplus c_{i-1} \\ c_i = x_i \cdot y_i + x_i \cdot c_{i-1} + y_i \cdot c_{i-1} \end{cases}$$

## Ripple-Carry Adder ( $n$ -bits)

$$\begin{aligned}t_{\text{add}} &= [1 + (n - 2)2] t_{\text{gate}} + 3 t_{\text{gate}} \\ &= 2n * t_{\text{gate}}\end{aligned}$$

# Fully Parallel Three-Bit Adder

Use minimal level of logic to achieve fast speed

$$c_0 = x_0 y_0 \quad (4.30)$$

$$s_0 = x_0 \oplus y_0$$

$$\begin{aligned} c_1 &= x_1 y_1 c_0' + x_1 y_1 c_0 + x_1 y_1' c_0 + x_1' y_1 c_0 \\ &= x_1 y_1 + (x_1 \oplus y_1) c_0 \\ &= x_1 y_1 + (x_1 \oplus y_1) (x_0 y_0) \end{aligned} \quad (4.31)$$

$$\begin{aligned} s_1 &= x_1 \oplus y_1 \oplus c_0 \\ &= x_1 \oplus y_1 \oplus x_0 y_0 \end{aligned}$$

$$\begin{aligned} c_2 &= x_2 y_2 + (x_2 \oplus y_2) c_1 \\ &= x_2 y_2 + (x_2 \oplus y_2) [x_1 y_1 + (x_1 \oplus y_1) (x_0 y_0)] \end{aligned} \quad (4.32)$$

$$\begin{aligned} s_2 &= x_2 \oplus y_2 \oplus c_1 \\ &= x_2 \oplus y_2 \oplus [x_1 y_1 + (x_1 \oplus y_1) (x_0 y_0)] \end{aligned}$$

# Delay for a Fully Parallel Adder

**Assuming a three-level realization:**

$$t_{\text{add}} = 3 t_{\text{gate}}$$

**However, the fan in requirements become impractical as  $n$  increases.**

**Gate count large, cost high.**

# Carry Look-Ahead Adders -- Basic Idea

Recall that

$$\begin{aligned}c_i &= x_i y_i + x_i c_{i-1} + y_i c_{i-1} = x_i y_i + (x_i + y_i) c_{i-1} \\ &= x_i y_i + x_i y_i c_{i-1} + x_i y_i' c_{i-1} + x_i' y_i c_{i-1} + x_i y_i c_{i-1} \\ &= x_i y_i + x_i y_i' c_{i-1} + x_i' y_i c_{i-1} \\ &= x_i y_i + (x_i y_i' + x_i' y_i) c_{i-1} \\ &= x_i y_i + (x_i \oplus y_i) c_{i-1}\end{aligned}$$

Let  $g_i = x_i y_i$  [carry generate]

$$p_i = x_i \oplus y_i \quad \text{[carry propagate]}$$

Then  $c_i = g_i + p_i c_{i-1}$

$$s_i = p_i \oplus c_{i-1}$$

# 3 Bit Carry Look-Ahead Adders



## First Level Abstraction

$$\begin{aligned}c_0 &= g_0 \\s_0 &= p_0\end{aligned}\tag{4.35}$$

$$\begin{aligned}c_1 &= g_1 + p_1c_0 \\&= g_1 + p_1g_0 \\s_1 &= p_1 \oplus c_0\end{aligned}\tag{4.36}$$

$$\begin{aligned}c_2 &= g_2 + p_2c_1 \\&= g_2 + p_2(g_1 + p_1g_0) \\&= g_2 + p_2g_1 + p_2p_1g_0 \\s_2 &= p_2 \oplus c_1\end{aligned}\tag{4.37}$$

# First Level 3 Bit Carry Look-Ahead Adder



# 4 Bit Carry Look-Ahead Adders

First Level Abstraction

$$g_i = x_i y_i$$

$$p_i = x_i \oplus y_i$$

1 gate delay  
for  $p_i$  &  $g_i$

$$c_1 = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot g_0) + (p_1 \cdot p_0 \cdot c_0)$$

$$c_3 = g_2 + (p_2 \cdot g_1) + (p_2 \cdot p_1 \cdot g_0) + (p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

$$c_4 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) + (p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

2 gate delay  
for  $c_i$  (CLA)

## Delay for First Level Carry Look-Ahead Adder

Adder modules (assuming XOR=2 gate delay, inverter has no delay)

$$t_g = t_{gate}, \quad t_p = t_s = 2t_{gate} \quad \mathbf{gi = x_i y_i, pi = x_i \oplus y_i} \quad \mathbf{s_i = p_i \oplus c_{i-1}}$$

CLA module

$$t_c = 2 t_{gate}$$

$$c_1 = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot g_0) + (p_1 \cdot p_0 \cdot c_0)$$

$$c_3 = g_2 + (p_2 \cdot g_1) + (p_2 \cdot p_1 \cdot g_0) + (p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

$$c_4 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) + (p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

Overall

$$t_{add} = 2t_{gate} \text{ (p \& g)} + 2 t_{gate} \text{ (CLA)} + 2t_{gate} \text{ (Sum)} = \mathbf{6 t_{gate}}$$

$$\mathbf{C_{HA} + C_{FA} + SUM_{lastbit}}$$

$$\text{Ripple Adder Delay} = [1 + (n - 2)2] t_{gate} + 2t_{gate} = \mathbf{(2n-1)* t_{gate}}$$

$$HA \begin{cases} s_i = x_i \oplus y_i \\ c_i = x_i \cdot y_i \end{cases} \quad FA \begin{cases} s_i = x_i \oplus y_i \oplus c_{i-1} \\ c_i = x_i \cdot y_i + x_i \cdot c_{i-1} + y_i \cdot c_{i-1} \end{cases}$$

**Full Parallel Adder Delay = 3t<sub>gate</sub>, assuming 3-level with infinite fan-in.**

## Delay for First Level Carry Look-Ahead Adder

Adder modules (assuming XOR=1 gate delay, inverter has no delay)

$$t_g = t_p = t_s = t_{\text{gate}} \quad \mathbf{g_i = x_i y_i, p_i = x_i \oplus y_i} \quad \mathbf{s_i = p_i \oplus c_{i-1}}$$

**CLA module**

$$t_c = 2 t_{\text{gate}}$$

$$c_1 = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot g_0) + (p_1 \cdot p_0 \cdot c_0)$$

$$c_3 = g_2 + (p_2 \cdot g_1) + (p_2 \cdot p_1 \cdot g_0) + (p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

$$c_4 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) + (p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

**Overall**

$$t_{\text{add}} = t_{\text{gate}} (\mathbf{p \& g}) + 2 t_{\text{gate}} (\mathbf{CLA}) + t_{\text{gate}} (\mathbf{Sum}) = 4 t_{\text{gate}}$$

$$\begin{aligned} \text{Ripple Adder Delay} &= [1 + (n-2)2] t_{\text{gate}} + t_{\text{gate}} \\ &= 2(n-1) * t_{\text{gate}} \end{aligned}$$


$$\mathbf{C_{HA} + C_{FA} + SUM_{lastbit}}$$

$$HA \begin{cases} s_i = x_i \oplus y_i \\ c_i = x_i \cdot y_i \end{cases}$$

$$FA \begin{cases} s_i = x_i \oplus y_i \oplus c_{i-1} \\ c_i = x_i \cdot y_i + x_i \cdot c_{i-1} + y_i \cdot c_{i-1} \end{cases}$$


# 16 Bit Carry Look-Ahead Adders

## Second Level Abstraction



# 16 Bit Carry Look-Ahead Adders

## Second Level Abstraction



$$P_0 = p_3 \cdot p_2 \cdot p_1 \cdot p_0$$

$$P_1 = p_7 \cdot p_6 \cdot p_5 \cdot p_4$$

$$P_2 = p_{11} \cdot p_{10} \cdot p_9 \cdot p_8$$

$$P_3 = p_{15} \cdot p_{14} \cdot p_{13} \cdot p_{12}$$

**1 gate delay for  $P_i$**

$$G_0 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0)$$

**2 gate delay**

$$G_1 = g_7 + (p_7 \cdot g_6) + (p_7 \cdot p_6 \cdot g_5) + (p_7 \cdot p_6 \cdot p_5 \cdot g_4)$$


**for  $G_i$**

$$G_2 = g_{11} + (p_{11} \cdot g_{10}) + (p_{11} \cdot p_{10} \cdot g_9) + (p_{11} \cdot p_{10} \cdot p_9 \cdot g_8)$$

$$G_3 = g_{15} + (p_{15} \cdot g_{14}) + (p_{15} \cdot p_{14} \cdot g_{13}) + (p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12})$$

# 16 Bit Carry Look-Ahead Adders

## Second Level Abstraction



**Delay for 2 level CLA=**  
**1 gate delay for  $p_i$  &  $g_i$  +**  
**2 gate delay for  $P_i$  &  $G_i$  +**  
**2 gate delay for  $C_i$  +**  
**2 gate delay for  $c_i$  in last unit +**  
**1 gate delay for sum**

$$C_1 = G_0 + (P_0 \cdot c_0)$$

$$C_2 = G_1 + (P_1 \cdot G_0) + (P_1 \cdot P_0 \cdot c_0)$$

$$C_3 = G_2 + (P_2 \cdot G_1) + (P_2 \cdot P_1 \cdot G_0) + (P_2 \cdot P_1 \cdot P_0 \cdot c_0)$$

$$C_4 = G_3 + (P_3 \cdot G_2) + (P_3 \cdot P_2 \cdot G_1) + (P_3 \cdot P_2 \cdot P_1 \cdot G_0) + (P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot c_0)$$

**2 gate delay  
for  $C_i$**

## Delay for Second Level Carry Look-Ahead Adder

**Adder modules (assuming XOR=2 gate delay, inverter has no delay)**

$$t_g = t_{gate}, \quad t_p = t_s = 2t_{gate} \quad \mathbf{g_i = x_i y_i}, \quad \mathbf{p_i = x_i \oplus y_i} \quad \mathbf{s_i = p_i \oplus c_{i-1}}$$

**1<sup>st</sup> level CLA module:  $t_{c1} = 2 t_{gate}$**

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$

$$P0 = p3 \cdot p2 \cdot p1 \cdot p0$$

$$P1 = p7 \cdot p6 \cdot p5 \cdot p4$$

$$P2 = p11 \cdot p10 \cdot p9 \cdot p8$$

$$P3 = p15 \cdot p14 \cdot p13 \cdot p12$$

$$G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)$$

$$G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)$$

$$G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$$

$$C1 = G0 + (P0 \cdot c0)$$

$$C2 = G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0)$$

$$C3 = G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0)$$



$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) + (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0)$$

**2nd level P, G module:  $t_{P,G} = 2 t_{gate}$**

**2nd level CLA module:  $t_{c2} = 2 t_{gate}$**

**Overall:  $t_{add} = 2t_{gate} (p \ \& \ g) + 2t_{gate} (P \ \& \ G) + 2 t_{gate} (2^{nd} \ CLA) + 2 t_{gate} (1^{st} \ CLA) + 2t_{gate} (\text{Sum of MSB}) = 10 t_{gate}$**

# A 16 Bit Adder with 2-level CLA Logic, max 4 fan-in, and 10 gate delay



Assuming XOR=2 gate delay, and maximum fan-in = 4 inputs.

(1) Two level CLA with 4 modules in one group.  
 Total delay:  $t_{add} = 2t_{gate} (p \& g) + 2t_{gate} (P \& G) + 2t_{gate} (2^{nd} \text{ CLA}) + 2t_{gate} (1^{st} \text{ CLA}) + 2t_{gate} (\text{Sum of MSB}) = 10 t_{gate}$

(2) Ripple Adder Delay:  
 $= [1 + (n - 2)2] t_{gate} + 2 t_{gate} = (2n-1)* t_{gate} = 31t_{gate}$   
 $C_{HA} + C_{FA} + SUM_{lastbit}$

(3) Full Parallel Adder Delay: cannot be implemented with 4-inputs.