



Cirrus Logic CS43L22 Portable Audio DAC with Integrated Class D Speaker Driver




Audio Codec Analog Passthru



Codec Registers

- SIW INIT**
- ① **Address: 0x01 (0x02) - Power Control 1** **down = 0x01 (before configuring)**
② **Address: 0x9E (0xAF) - Power Control 2** **up = 0x9E (to start audio)**
 - ③ **Address: 0x05 (0x05) - Clock Autodetect for CG43L22 speed**




10 = ON
11 = OFF
PDN-HPA[1:0]
PDN-HPB[1:0]

- ④ **Address: 0x06 (0x06) I²S Interface Control (slave mode, Phillips front.)** **AIN**
- ⑤ **Address: 0x08, 0x09 (0x08, 0x09) - Enable Passthru A/B (Select AIN channel)** **PASSy select**
- ⑥ **Address: 0x0D (0x0D) Headphone Gain / Playback Volume** **HP GAIN[2] 1|0 |A±B |B |A |B |A**
- ⑦ **Address: 0x0E (0x0E) Misc. Controls** **Mute**
- ⑧ **Address: 0x14, 0x15 (0x14, 0x15) Passthru x Volume - analog gain from -40dB to 12dB in 0.5dB steps** **Invert PCM**

(0x20, 0x21) Volume

(0x34) Charge Pump Freq.



$$f = \frac{c4 \cdot f_s}{N+2} \quad (N=5 \text{ by default})$$

0x0F

(0x1F) Tone Control



0x0A

(0x1A, 0x1B) PCMx Volume - for SDIN pin to DSP Master Volume - signal out of DSP

```

/*
 * @brief Initializes the audio codec and the control interface.
 * @param DeviceAddr: Device address on communication Bus.
 * @param OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 *                      OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @retval 0 if correct communication, else wrong communication
 */
#include "cs43l22.h"

uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t
AudioFreq)
{
    uint32_t counter = 0;

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();

    /* Keep Codec powered OFF */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);

    /* Save Output device for mute ON/OFF procedure*/
    switch (OutputDevice)
    {
        case OUTPUT_DEVICE_SPEAKER:
            OutputDev = 0xFA;
            break;

        case OUTPUT_DEVICE_HEADPHONE:
            OutputDev = 0xAF;
            break;

        case OUTPUT_DEVICE_BOTH:
            OutputDev = 0xAA;
            break;

        case OUTPUT_DEVICE_AUTO:
            OutputDev = 0x05;
            break;

        default:
            OutputDev = 0x05;
            break;
    }

    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);

    /* Clock configuration: Auto detection */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);

    /* Set the Slave Mode and the audio Standard */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
}

```

only function used is "init"

Call to **AUDIO_I2C_ADDRESS**

OUTPUT_DEVICE_HEADPHONE

|

50 20000
`

0x02

Power Control 2 (Reg. 0x04)


HPB	HDA	SPILB	SPKA
10	10	11	11
Headphone always on.		Speakers always off	

0x04

↓

0x0A = Philips Dc Std

```
/* Set the Master volume */ -0x20/21
counter += cs43l22_SetVolume(DeviceAddr, Volume);
```



/* ** ANALOG PASSTHRU SETUP - NOT IN cs42122.c */

/* ** Select input AIN1 as PASSTHRU A and PASSTHRU B */ 0x08/9

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHR_A_SELECT, 0x01);) ①

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHR_B_SELECT, 0x01);) ②

/* ** Set analog amplifier gain */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL1, 0x0D);) ③

/* ** Select PASSTHRU, rather than DSP/DAC output */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x0E);) ④

/* ** Set headphone amplifier gain for A and B */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHR_A_VOL, 0x05);) ⑤

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHR_B_VOL, 0x05);) ⑥


/* ** END ANALOG PASSTHRU SETUP ***/

/* If the Speaker is enabled, set the Mono mode and volume attenuation level */

if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)

/* Set the Speaker Mono mode */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x0F);



/* Set the Speaker attenuation level */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);) ⑦

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);) ⑧

}

/* Additional configuration for the CODEC. These configurations are done to reduce the time needed for the Codec to power off. If these configurations are removed, then a long delay should be added between powering off the Codec and switching off the I2S peripheral MCLK clock (which is the operating clock for Codec). If this delay is not inserted, then the codec will not shut down properly and it results in high noise after shut down. */

/* Disable the analog soft ramp */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);) ⑨

/* Disable the digital soft ramp */

//counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);) ⑩ Don't disable (soft earlier)

/* Disable the limiter attack level */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);) ⑪

/* Adjust Bass and Treble levels */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);) ⑫ [TREB|BASS]

/* Adjust PCM volume level */

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);) ⑬

counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);) ⑭

from cs43l22_Play() function

/* ** ADDED TO BYPASS "PLAY" Function: Power on the Codec */


counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);) ⑮

0x01 = OFF

0x9E = ON

/* Return communication control value */

return counter;



A = ACK

Codec_WriteRegister (RegisterAddr, RegisterValue)

- ① • I2C_GetFlagStatus(·, I2C_FLAG_BSY) - wait until bus not busy
- ② • I2C_GenerateStart(·, ENABLE)
- ③ • I2C_CheckEvent(·, I2C_EVENT_MASTER_MODE_SELECTED)
 - we are now Master: EV5 \Rightarrow BUSY, MSL, SB flags.
(start generated)
- ④ I2C_Send7bitAddress(·, CODBC_ADDRESS, I2C_Direction_Transmit)
Flags: 100101A0, R/W = 0
- ⑤ I2C_CheckEvent(·, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECT)
 - EV6: ACK received from slave - we can xmit as master.
 - Flags: BUSY, MSL, ADDR, TXE, TRA
 - end addr. xmit 'RW xmit
xmit buffer empty.
- ⑥ I2C_SendData(·, RegisterAddr) - Codec reg. #
- ⑦ I2C_CheckEvent(·, I2C_EVENT_MASTER_BYTE_TRANSMITTING)
 - EV8: data now shifting out to SDI.
 - Flags: BUSY, MSL, TXE, TRA
- ⑧ I2C_SendData(·, RegisterValue) - (Codec reg. value)
- ⑨ !I2C_GetFlagStatus(·, I2C_FLAG_BTF)
 - all data bytes finished
- ⑩ I2C_GenerateStop(·, ENABLE)

EV1 - address match

EV2 - slave byte received


EV3 - slave byte sent

EV4 - slave STOP detected

EV7 - master byte received

EV9 - master 10-bit addr. mode

Trig flags in [SR1:SR2]



To read a codec register:

START - A_{7,0} - Reg
write to
slave codec
reg #

START - A_{7,1} - Value ~~STOP~~
read
slave reg
value
from
slave