





data address control
bus



Memory-Mapped I/O.

Infed: Isolated I/O. CLK




Accessing the UART with subroutines

```

Define symbolic
labels for UART
register addresses.
    RDATA EQU 0x40200000
    TDATA EQU 0x40000004
    STATUS EQU 0x40000002
  
```

```

; Received data reg
; Xmit "
; UART status
  
```



Get-Data - return next received
 ; data byte in RDX

```

Get-Data LDR R4, =STATUS
wait1 LDRB R1, [R4]
      TST R1, #0x01
      BEQ wait1
      LDRB R4, [R4, #-1]
      BX LR
  
```

; Get status byte
 ; check RxD bit
 ; Repeat until RxD = 1 (new byte received)
 ; Read RDATA byte
 ; return

Send-Data - send byte paired in RDX

```

Send-Data LDR R1, =STATUS
wait2 LDRB R2, [R1]
      TST R2, #0x02
      BEQ wait2
      STRB R4, [R1, #-1]
      BX LR
  
```

; Get status byte
 ; Check TxD bit
 ; Repeat until TxD = 1 (TDATA ready for new byte)
 ; Write byte to TDATA
 ; return