



Cirrus Logic CS43L22 Portable Audio DAC with Integrated Class D Speaker Driver



Audio Codec Analog Passthru



Codec Registers

- S/W INIT
 ① 0x01 (0x02) - Power Control 1 ← down = 0x01 (before configuring), up = 0x9E (to start audio)
 ② 0xAF (0x04) - Power Control 2
 Bit fields: 7 6 5 4 3 2 1 0

B	A	Speaker power
---	---	---------------

 10 = ON, 11 = OFF } PDN_HPA[1:0] (0x64), PDN_HPB[1:0] (0x0D)

② 0x81 (0x05) - Clock Autodetect for CG43L22 speed

- ③ CODEC STANDARD (0x06) I²S Interface Control (slave mode, Philips frmt.)
 ④ 0x01, 0x01 (0x08, 0x09) - Enable Passthru A/B (Select A/B channel)
 Bit fields: 3 2 1 0 AIN, 4 3 2 1 AIN
 PASSy Select

- ⑤ (0x0D) Playback Control 1 / Headphone Gain / Playback Volume
 Bit fields: HP gain[2:0], 1 0 A=B, B, A, B, A
 ⑥ 0x0C (0x0E) Misc. Controls

7	6	5	4	3	2	1	0
B	A	BA	Freeze	Decomp	Dispost	HP gain	A=B

 PASSTRUA, PASSTRUB (1 = select analog) (3)
 PASSMUTE, PASSBMUTE (1 = mute)
 Master Mute, Invert PCM

- ⑦ 0x00, 0x0B (0x14, 0x15) Passthru x Volume - analog gain from -40dB to 12dB in 0.5dB steps
 PASSAVOL[7:0] (4)
 PASSBVOL[7:0]

- (0x20, 0x21) Volume
 (0x34) Charge Pump Freq.

7	6	5	4
N	---	---	---

 $f = \frac{64 \cdot f_s}{N+2}$ (N=5 by default)

- 0x0F (0x1F) Tone Control

7	4	3	0
Treble	---	---	---
Bass			

 0x0A (0x1A, 0x1B) PCM_x Volume - for SD10 pin to DSP
 Master Volume - signal out of DSP

```

/**
 * @brief Initializes the audio codec and the control interface.
 * @param DeviceAddr: Device address on communication Bus.
 * @param OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 *                      OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 * @retval 0 if correct communication, else wrong communication
 */
#include "cs43l22.h"
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t
AudioFreq)
{
    uint32_t counter = 0;

    /* Initialize the Control interface of the Audio Codec */
    AUDIO_IO_Init();

    /* Keep Codec powered OFF */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);

    /* Save Output device for mute ON/OFF procedure */
    switch (OutputDevice)
    {
    case OUTPUT_DEVICE_SPEAKER:
        OutputDev = 0xFA;
        break;

    case OUTPUT_DEVICE_HEADPHONE:
        OutputDev = 0xAF;
        break;

    case OUTPUT_DEVICE_BOTH:
        OutputDev = 0xAA;
        break;

    case OUTPUT_DEVICE_AUTO:
        OutputDev = 0x05;
        break;

    default:
        OutputDev = 0x05;
        break;
    }

    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);

    /* Clock configuration: Auto detection */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);


    /* Set the Slave Mode and the audio Standard */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
}

```

cs43l22.c

only function used is "init"

Call: AUDIO_I2C_ADDRESS OUTPUT_DEVICE_HEADPHONE 50 20000



0x04


0x05

0x06

0x04 = Philips I2C Std

```


/* Set the Master volume */ -0x20/21
counter += cs43l22_SetVolume(DeviceAddr, Volume);
    
```



*** ANALOG PASSTHRU SETUP - NOT IN cs42l22.c */

```

/** Select input AIN1 as PASSTHRU A and PASSTHRU B */ 0x0B/9
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHRU_A_SELECT, 0x01);
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHRU_B_SELECT, 0x01);
/** Set analog amplifier gain */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL1, 0x70);
/** Select PASSTHRU, rather than DSP/DAC output */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0xC0);
/** Set headphone amplifier gain for A and B */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHRU_A_VOL, 0x05);
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PASSTHRU_B_VOL, 0x05);
    
```




*** END ANALOG PASSTHRU SETUP ***

omit for H.P.

```

/* If the Speaker is enabled, set the Mono mode and volume attenuation level */
if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
{
    /* Set the Speaker Mono mode */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
    /* Set the Speaker attenuation level */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
}
    
```



not used for headphone only

option

```

/* Additional configuration for the CODEC. These configurations are done to reduce the time needed for the Codec to power off. If these configurations are removed, then a long delay should be added between powering off the Codec and switching off the I2S peripheral MCLK clock (which is the operating clock for Codec). If this delay is not inserted, then the codec will not shut down properly and it results in high noise after shut down. */
    
```

```

/* Disable the analog soft ramp */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
    
```

```

/* Disable the digital soft ramp */
//counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
    
```


Don't disable (earlier)

```

/* Disable the limiter attack level */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
    
```

```

/* Adjust Bass and Treble levels */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
    
```



```

/* Adjust PCM volume level */
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
    
```

from cs43l22-play.c function

*** ADDED TO BYPASS "PLAY" Function: Power on the Codec */

```


counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);
    
```

0x01 = OFF
0x9E = ON

```

/* Return communication control value */
return counter;
    
```

}



Codec Write Register (Register Addr, Register Value)

- ① • I2C_GetFlagStatus(, I2C_FLAG_BUSY) - wait until bus not busy
- ② • I2C_GenerateStart(, ENABLE)
- ③ • I2C_CheckEvent(, I2C_EVENT_MASTER_MODE_SELECTED)
 - we are now Master: EV5 \Rightarrow $\overset{1}{\text{BUSY}}$, $\overset{1}{\text{MSL}}$, $\overset{1}{\text{SB}}$ flags.
 - (start generated)
 - (start generated)
- ④ I2C_Send7bitAddress(, $\overset{100101A_0}{\text{CODER_ADDRESS}}$, $\overset{RW=0}{\text{I2C_Direction_Transmit}}$)
- ⑤ I2C_CheckEvent(, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED)
 - EV6: ACK received from slave - we can Xmit as master.
 - Flags: BUSY, MSL, ADDR, TXE, TRA
 - end addr. xmit
 - xmit buffer empty.
 - RW xmit
- ⑥ I2C_SendData(, RegisterAddr) - Codec reg. #
- ⑦ I2C_CheckEvent(, I2C_EVENT_MASTER_BYTE_TRANSMITTING)
 - EV8: data now shifting out to SDA.
 - Flags: BUSY, MSL, TXE, TRA
- ⑧ I2C_SendData(, RegisterValue) - (Codec reg. value)
- ⑨ !I2C_GetFlagStatus(, I2C_FLAG_BTF)
 - all data bytes finished
- ⑩ I2C_GenerateStop(, ENABLE)

EV1 - address match

EV7 - master byte received


EV2 - slave byte received

EV9 - master 10-bit addr. mode

EV3 - slave byte sent

Test flags in SR1:SR2

EV4 - slave STOP detected



Software structure

To read a Codec register:

- START - A7.0 - Reg. write to codec reg # slave
- START - A7.1 - read slave
- Value ~~STOP~~ STOP
- reg. value from slave