# ELEC 3040/3050 Lab #7

### **PWM Waveform Generation**

References: STM32L1xx Technical Reference Manual STM32L100RC Data Sheet


### Goals of this lab exercise

- Begin applying system design concepts to primary semester design project
  - Speed controller for a dc motor
- Generate a pulse-width-modulated (PWM) waveform with keypad-selectable duty cycle
  - Using a programmable timer

The generated waveform will be amplified in the next lab to drive a dc motor

## Motor Speed Control Project


- Generate a PWM waveform
- Amplify the waveform to drive the motor
- Measure motor speed
- 4. Measure motor parameters
- 5. Control speed with a PID or other controller



# PWM Digital Waveforms

- A pulse-width modulated (PWM) signal is a periodic signal comprising pulses of varying duration
- Modulation refers to modifying the pulse width (with period held constant) to achieve a desired effect
  - "Effect" often an average voltage to control a device
- PWM signals are often used to drive motors, commercial lights, etc.

### PWM to Drive a Servo Motor





- Servo PWM signal
  - 20 ms period
  - 1 ms pulse width
  - Vavg ≈ Vmax/10




### PWM Waveform Parameters

```
T = period of waveform (constant)

T1 = duration of pulse (T2 = T - T1)

Duty Cycle = T1/T = T1/(T1+T2)
```






Pulses can also be active-low.

# Timer operating modes

Timer capture/compare channels provide operating modes other than periodic interrupts


- Output compare mode Create a signal waveform/pulse/etc.
  - Connect timer output TIMx\_CHy to a GPIO pin
  - Compare CNT to value in Capture/Compare Register CCRy
  - Change output pin when CNT = CCRy
- Pulse-Width Modulated (PWM) waveform generation mode
  - Similar to output compare mode
  - □ Force output pin <u>active</u> while CNT < CCRy
  - □ Force output pin <u>inactive</u> while CCRy ≤ CNT ≤ ARR
  - ARR sets PWM period, CCRy determines PWM duty cycle
- One pulse mode Create a single pulse on a pin
  - Similar to output compare mode
  - Disable counter when the event occurs
- Input capture mode Capture time at which an external event occurs
  - Connect a GPIO pin to timer input TIMx\_CHy
  - Capture CNT value in Capture/Compare Register CCRy at time of an event on the pin
  - Use to measure time between events, tachometer signal periods, etc

### General-purpose timers TIM10/TIM11




2 channels in TIM9, 4 channels in TIM2-3-4, no channels in TIM6-7 TIM6-7-10-11 have up counters, TIM2-3-4-9 have up/down counters

## Timer capture/compare channels



# Capture/Compare Output Stage



<sup>\*\*</sup> Route output OC1 to a GPIO pin as an "alternate function". (each GPIO pin can connect to one or two timer channels)

### Timer outputs as GPIO pin alternate functions

Each GPIO pin configurable as: INPUT, OUTPUT, ANALOG, ALTERNATE FUNCTION


- Select pin modes in **GPIOx->MODER** (10 = alternate function)

#### From STM32L100RX Data Sheet Table 7. "Pin Definitions" (partial)


Pins					
LQFP64	Pin name	Type <sup>(1)</sup>	1 / O Level <sup>(2)</sup>	Main function (after reset)	Alternate functions  1. Select AF mode for pin in MODER 2. Select AFn in GPIOx->AFRL/AFRH
21	PA5	I/O		PA5	TIM2_CH1_ETR/SPI1_SCK/ADC_IN5/ DAC_OUT2/COMP1_INP
22	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/SPI1_MISO/ LCD_SEG3/ADC_IN6/COMP1_INP/ OPAMP2_VINP
23	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1 SPI1_MOSI /LCD_SEG4/ADC_IN7/COMP1_INP /OPAMP2_VINM

We will use TIM10\_CH1 (Pin PA6)

## Selecting an alternate function



### Timer System Control Register 1




\*CEN only bit that needs to be changed for simple PWM

## Timer Status Register

TIMx\_SR (reset value = all 0's)

See timer overview from earlier lab



TIM10 has only CC1IF

### Capture/compare interrupt flags

1 = capture/compare interrupt pending

0 = no capture/compare event occurred

Set by hardware on capture/comp event Cleared by software

(reset CCxIF bit to 0)

### Update interrupt flag

1 = update interrupt pending


0 = no update occurred

Set by hardware on update event

Cleared by software

(reset UIF bit to 0)

## Timer DMA/Interrupt Enable Register



TIMx interrupt on capture/compare event 1 = CCx interrupt enabled, 0 = disabled

<sup>\*</sup> Capture/compare and update events generate the **same IRQn signal**, and use the **same interrupt handler**. Handler reads status register flags to determine source.

# Capture/Compare Register (CCR)

- Compared to TIMx\_CNT to trigger operations at specified times.
- TIMx\_CCRy = TIMx capture/compare register, channel y
  - $\Box$  TIM2-3-4: y=1,2,3,4; TIM9: y = 1,2; TIM10-11: y=1
  - CCRy register width same as CNT/ARR registers (16 bits)

\_\_\_\_\_


- Input capture mode: TIMx\_CNT captured in TIMx\_CCRy when a designated input signal event is detected
- Output compare mode: TIMx\_CCRy compared to TIMx\_CNT; each match is signaled on OCy output
- One pulse mode: same as output compare, but disable after match
- PWM mode: TIMx\_CCRy compared to TIMx\_CNT
  - CNT < CCRy => output active
  - □ CNT ≥ CCRy => output inactive

TIMx\_CNT operates as discussed previously for periodic interrupt generation:

- Signal update event and reset to 0 when CNT = ARR while counting up
- Signal update event and reload ARR when CNT = 0 while counting down

## Capture/Compare Mode Registers

TIMx\_CCMR1: bits 7:0 configure channel 1; bits 15:8/channel 2 TIMx\_CCMR2 (TIM2-3-4): bits 7:0/channel 3; bits 15:8/channel 4 (reset values = all 0's)



#### **Output Compare 1 Mode**

000 = frozen (no events)

001 = Set CH1 active\* on match

010 = Set CH1 inactive\* on match

011 = Toggle CH1 on match

100 = Force CH1 to inactive\* (immediate)

101 = Force CH1 to active\* (immediate)

110 = PWM mode 1 (active\* to inactive\*)

111 = PWM mode 2 (inactive\* to active\*)

### Capture/Compare 1 Select

00 = output


01 = input\*\*: IC1 = TI1

10 = input\*\*: IC1 = TI2

11 = input\*\*: IC1 = TRC

<sup>\*</sup> Active/inactive levels selected in TIMx\_CCER register

# Capture/Compare Enable Register



rw

bits

#### **CC1 Polarity**

bits

If CC1 = <u>output</u>, CC1P selects:

bits

0 = OC1 active high

1 = OC1 active low

#### If CC1 = input:

CC1NP/CC1P select capture trigger:

00: falling edge of input

01: rising edge of input

11: both edges of input

#### **CC1** Enable

If CC1 = output:

rw

1 = OC1 drives output pin

0 = OC1 does not drive output


rw

If CC1 = input:

1 = Capture enabled


0 = Capture disabled

### Pulse-Width Modulation (PWM) Mode



- PWM by comparing TIMx\_CNT to both TIMx\_CCRy and TIMx\_ARR
  - TIMx\_ARR => Period
  - □ TIMx\_CCRy => Duty
- **TIMx\_CCMRn** (capture/compare mode) (n=1 for channels 1-2 / n=2 for channels 3-4):
  - □ Bits **CCyS** = 00 to select an <u>output mode</u> for channel y
  - Bits OCyM = 110 (PWM mode 1) active if CNT < CCRy, inactive otherwise</li>
     OCyM = 111 (PWM Mode 2) inactive if CNT < CCRy, active otherwise</li>
- TIMx CCER:
  - Bit CCyE = 1 to enable OCy to drive the output pin
  - Bit CCyP = 0/1 to select active level high/low (output polarity) of OCy
- Configure GPIO MODER and AF registers to select alt. function TIMx\_CHy for the pin

PWM Signal Examples



- 1. OCXREF <u>active</u> (high) when TIMx\_CNT < TIMx\_CCRx

  Assumes OCxM = 110 and CCxP = 0
- 2. OCXREF <u>inactive</u> (low) when TIMx\_CNT ≥ TIMx\_CCRx
- 3. Update Event when TIMx\_CNT = TIMx\_ARR (resets TIMx\_CNT to 0)

### Example:

### 20KHz PWM signal with 10% duty cycle on pin PB6

- Use TIM4, Channel 1
  - Since TIM4\_CH1 = AF2 for pin PB6
- Assume timer clock = 16MHz\* and prescale = 1
  - PWM Period = 16MHz/20KHz = 800 (TIM4\_ARR = 799)
  - PWM Duty = 800 x 10% = 80 = TIM4\_CCR1
- \* What if timer clock
  - = 2.097 MHz ?

- Configure TIM4\_CCMR1 bits:
  - □ CC1S = 00 (make channel 1 an output)

- (0x0020\_0000 Hz)
- □ CC1M = 110 (PWM mode 1: active-to-inactive)
- Configure TIM4\_CCER bits:
  - CC1E = 1 to enable output OC1 to drive the pin
  - CC1P = 0 to define OC1 as active high
- Configure PB6 as alternate function TIM4\_CH1
  - Select AF mode for PB6 in GPIOB->MODER
  - Select TIM4\_CH1 (AF2) for PB6 in GPIOB->AFRL

### Lab Procedure

- Generate a PWM waveform with timer TIM10
  - Period should be 1 ms (frequency 1 KHz)
  - First, generate a waveform with one duty cycle value
  - □ Then, verify that you can generate waveforms with each of the 11 specified duty cycles, from 0% to 100%, as selected by keypad keys 0 A.
    - Measure and record the 11 duty cycle values
    - Plot measured duty cycle vs. selection key #
- Repeat with higher/lower PWM frequencies\*\*
  - 100 Hz, 10 KHz, etc.
  - What needs to be changed?

\*\*Motor performance may vary with PWM frequency.