
Digital system voltages/currents

And reading component data sheets

Logical vs. electrical values




Output Voltages for Logic Levels

High state/Logic 1: $V_{o} > V_{OH}$ $(V_{OH} \text{ is minimum output voltage for high/1 state})$ Low state/Logic 0: $V_{o} < V_{OL}$ $(V_{OL} \text{ is maximum output voltage for low/0 state})$ Input Voltage Thresholds for Logic Levels

High state/Logic 1: $V_I > V_{IH}$ $(V_{IH}$ is minimum voltage interpreted as logic high/1)Low state/Logic 0: $V_I < V_{IL}$ $(V_{IL}$ is maximum voltage interpreted as logic low/0)"Noise Margin"- allow logic level to be correct despite some voltage variationHigh state/Logic 1: $V_{OH} = V_{IH} + V_{noise}$ (noise doesn't pull voltage <u>below</u> threshold)Low state/Logic 0: $V_{OL} = V_{IL} - V_{noise}$ (noise doesn't pull voltage <u>above</u> threshold)

Digital output pin drivers



Load has: Resistance - affects I_{load} Capacitance – affects V_{load} rise/fall times

Voltage standards

- Specify V_{OH} , V_{OL} , V_{IH} , V_{IL} levels for design
- TTL Standard:

$$\circ V_{IH} = 2.0v, V_{OH} = 2.4v$$

$$\circ V_{IL} = 0.8v, V_{OL} = 0.4v$$

 \circ Unpredictable results for $0.8v < V_1 < 2.0v$

• STM32L100RC microcontroller I/O pins (from data sheet)

○
$$V_{IH} \ge 0.7 \times VDD = 2.1v$$
 (VDD = 3v)

○ $V_{IL} \le 0.3 \times VDD = 0.9 v$ (VDD = 3v)

- EEBoard DIO outputs (logic high)
 - DIO pin connected to GPIO pin = 3.01v
 - DIO drivers operate with 3.3v supply

Below, or too close to VIH if uC VDD = 5v. May produce undesirable Results.

STM32L100RC Data Sheet Voltage Characteristics

• Absolute max ratings, to prevent "damage"

Symbol	Ratings	Мах	Unit		
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0		
∨ _{IN} ⁽²⁾	Input voltage on five-volt tolerant pin	V _{SS} -0.3	V _{DD} +4.0	V	
	Input voltage on any other pin	pin V _{SS} - 0.3			
∆V _{DDx}	Variations between different V_{DD} power pins		50	m∨	
V _{SSX} -V _{SS}	Variations between all different ground pins		50	mv	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti			

 All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. VIN maximum must always be respected. Refer to Table 10 for maximum allowed injected current values.

Discovery board: $V_{DD} = V_{DDA} = 3v$ $V_{SS} = V_{SSA} = ground$

STM32L100RC Data Sheet Current Characteristics

• Absolute max ratings, to prevent "damage"

Symbol	Ratings	Max.	Unit
I _{VDD}	I _{VDD} Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾		
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	80	
	Output current sunk by any I/O and control pin	25	
10	Output current sourced by any I/O and control pin	- 25	mA
(2)	Injected current on five-volt tolerant I/O ⁽³⁾	+0 /-5	
I _{INJ(PIN)} ⁽²⁾	Injected current on any other pin (4)	± 5	
ΣI _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

 All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Discovery board: I_{VDD} can be supplied by USB

STM32L100RC Data Sheet Electrical Characteristics

• Operating conditions – for "normal operation"

Symbol	Parameter	Conditions	Min	Мах	Unit
f _{HCLK}	Internal AHB clock frequency		0	32	
f _{PCLK1}	Internal APB1 clock frequency		0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	32	
		BOR detector enabled, at power on	1.8	3.6	
V _{DD}	Standard operating voltage	BOR detector disabled, after power on	1.65 3.6		V
V _{DDA} ⁽¹⁾	Analog operating voltage	Must be the same voltage	1.8	3.6	V
		as V _{DD} ⁽²⁾			

Discovery board: $V_{DD} = V_{DDA} = 3v$ $V_{SS} = V_{SSA} = ground$

STM32L100RC Data Sheet Electrical Characteristics

• GPIO pin static characteristics (input pins)

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
VIL	Input low level voltage		V _{SS} - 0.3	-	0.8	
V	Standard I/O input high level voltage	TTL ports 2.7 V ≤ V _{DD} ≤ 3.6 V	2(1)	-	V _{DD} +0.3	
\vee_{IH}	FT ⁽²⁾ I/O input high level voltage		207	-	5.5V	
V _{IL}	Input low level voltage	CMOS ports 1.8 $\lor \leq \lor_{DD} \leq 3.6 \lor$	-0.3	-	0.3∨ _{DD} ⁽³⁾	
	Standard I/O Input high level voltage	CMOS ports 1.8 V ≤ V _{DD} ≤ 3.6 V		-	V _{DD} +0.3	V
VIH	FT ⁽⁵⁾ I/O input high level voltage	CMOS ports 1.8 V ≤ V _{DD} ≤ 2.0 V	0.7 ∨ _{DD} ⁽³⁾⁽⁴⁾	-	5.25	
		CMOS ports 2.0 V≤ V _{DD} ≤ 3.6 V		-	5.5	
		1	<u>2.1v</u>	1	<u>0.9v</u>	1

for
$$V_{DD} = 3v$$

These are compatible with EEBoard DIO drivers

STM32L100RC Data Sheet Electrical Characteristics

• GPIO pin static characteristics (output pins)

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{OL} ⁽¹⁾⁽²⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} =+ 4 mA	-	0.45	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	1.8 V < V _{DD} < 2.7 V	V _{DD} -0.45	-	v
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 4 pins are sunk at same time	I _{IO} = +20 mA	-	1.3	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	

Vout depends on loading conditions

CD4082B dual 4-input AND gates

- VDD levels from 3v to 18v
- I/O voltages compatible with STM32L100RC

			VDD				Min	Тур	Max	
Output Voltage:		0,5	5	1200	0.05			0	0.05	
Low-Level	3-1	0,10	10	1	0.05		-	0	0.05	
VOL Max	. ÷ + ÷ .	0,15	15		0.05		-	0	0.05	÷.ν
Output Voltage:	1. 1 <u>4</u> - 1	0,5	5		4.95		4.95	5	- <u>-</u>	·. *
High Level,	1	0,10	10		9.95	1	9,95	10	-	
VOH Min.	\sim τ^{-1}	0,15	15		14.95		14.95	15	-	
Input Low	0.5	- <u>-</u>	5		1.5		i —	-	1.5	
Voltage, VIL Max.	1	· _	10		3		-	—	3	
VIL Max.	1.5	_	15		4		-	-	4	v
Input High	0.5,4.5		5		3.5		3.5	—	—	× I
Voltage, VIH Min.	1,9	-	10		1	~	7	_	-	
	1.5,13.5		15		11		11	—	-	
				Т						

Scale down by 66% for VDD = 3v