Cortex-M4 Thumb-2 Instruction Set Summary

<**Operand2**> may be one of the following:

| #imm8 | One byte, zero-extended to 32 bits (a few other formats can also be produced) |
|---|---|
| Rm | Normal register operation |
| Rm, <lsl lsr asr ror> #imm5</lsl lsr asr ror> | Register operation with constant shift |
| Rm, RRX | Register operation with rotate right with extend |
| | |

<S> (instruction mnemonic suffix) **=>** Update the condition flags after the instruction has executed

| MOV{S} Rd, <operand2> MVN{S} Rd, <operand2> MOV Rd, #<imm16> MOVT Rd, #<imm16></imm16></imm16></operand2></operand2> | Move Move not Move wide Move top | Rd = Operand2 Rd = 0xFFFFFFF EOR Operand2 Rd = imm16 (zero-extended) Rd[31:16] = imm16, bits Rd[15:0] are unaffected |
|---|--|--|
| ADD{S} Rd, Rn, <operand2> ADD Rd, Rn, #<imm12> ADC{S} Rd, Rn, <operand2> SUB{S} Rd, Rn, <operand2> SBC{S} Rd, Rn, <operand2> SUB Rd, Rn, #<imm12> RSB{S} Rd, Rn, <operand2> RSC{S} Rd, Rn, <operand2></operand2></operand2></imm12></operand2></operand2></operand2></imm12></operand2> | Add Add wide Add with carry Subtract Subtract with carry Subtract wide Reverse subtract Reverse subtract with | Rd = Rn + Operand2 $Rd = Rn + Imm12$ $Rd = Rn + Operand2 + Carry$ $Rd = Rn - Operand2 >$ $Rd = Rn - Operand2 - (1 - Carry)$ $Rd = Rn - imm12$ $Rd = Operand2 > - Rn$ $Rd = Operand2 - Rn - (1 - Carry)$ |
| MUL{S} Rd, Rm, Rs MLA Rd, Rm, Rs, Rn MLS Rd, Rm, Rs, Rn UMULL RdLo, RdHi, Rm, Rs SMULL RdLo, RdHi, Rm, Rs SDIV Rd, Rn, Rm UDIV Rd, Rn, Rm | • | Rd = (Rn - (Rm * Rs)) Returns the 32 least significant bits of the result g, 64 bit result |
| ASR{S} Rd, Rm, <rs #imm5> LSL{S} Rd, Rm, <rs #imm5> LSR{S} Rd, Rm, <rs #imm5> ROR{S} Rd, Rm, <rs #imm5> RRX{S} Rd, Rm</rs #imm5></rs #imm5></rs #imm5></rs #imm5> | Logical shift left Logical shift right Rotate right | it, canonical form of MOV{S} Rd, Rm, ASR <rs #imm5> tent, uses Carry as a 33rd bit</rs #imm5> |
| CMP Rn, <operand2> CMN Rn, <operand2> TST Rn, <operand2> TEQ Rn, <operand2></operand2></operand2></operand2></operand2> | Same as SUBS Rd, Rn, <c Rn + <operand2> Rn AND <operand2> Rn EOR <operand2></operand2></operand2></operand2></c | Operand2>, but result not written to Rd, only the condition flags are updated |
| AND{S} Rd, Rn, <operand2> ORR{S} Rd, Rn, <operand2> EOR{S} Rd, Rn, <operand2> ORN{S} Rd, Rn, <operand2> BIC{S} Rd, Rn, <operand2></operand2></operand2></operand2></operand2></operand2> | Bitwise AND, Bitwise OR, Bitwise Exclusive-Of Or not, Bit clear, | Rd = Rn AND <operand2> Rd = Rn OR <operand2> R. Rd = Rn EOR <operand2> Rd = Rn EOR <operand2> Rd = Rn OR NOT <operand2> Rd = Rn AND NOT <operand2></operand2></operand2></operand2></operand2></operand2></operand2> |
| BL <label>R1-BX RmBraBLX RmR1-</label> | = address of next instruc | to address in Rm), use it to return from a function (BX LR) |

| < Address> can be one of the follo [Rn] [Rn {, #<-imm8 +imm12>}] [Rn {, #<+-imm8>}]! [Rn], #<+-imm8> [Rn, Rm {, <lsl #0-3="">}]</lsl> | owing Example LDR R0,[R1] LDR R0, [R1, #8] LDR R0, [R1, #8]! LDR R0, [R1], #4 STR R0, [R1, R2, LSL #2] | Action R0 = [R1 + 0] R0 = [R1 + 8] R1 = R1 + 8, R0 = [R1] R0 = [R1], R1 = R1 + 4 R0 = [R1 + (R2 * 4)] | | |
|--|---|--|--|--|
| LDR Rd, <address> LDRH Rd, <address> LDRSH Rd, <address> LDRB Rd, <address> LDRSB Rd, <address> STR Rd, <address> STRH Rd, <address> STRH Rd, <address></address></address></address></address></address></address></address></address> | Load 32 bit word from memory Load 16 bit half-word from memory Load signed 16 bit half-word from mem Load 8 bit byte from memory Load signed 8 bit byte from memory Store 32 bit word to memory Store 16-bit halfword to memory Store 8-bit byte to memory | ıory | | |
| LDR Rd,=Label | Pseudo-Op: Load Rd with 32-bit addre | p: Load Rd with 32-bit address/constant equivalent to Label | | |
| LDR Rd,=Constant | Pseudo-Op: Load Rd with 32-bit consta | ant | | |
| PUSH <reglist>Push registers onto stack pointed to by SP, decrement address before each store; lowest-numbered register to the lowest memory addressPOP <reglist>Restore registers from stack, increment address after each load. Be careful with registers SP and PC.</reglist></reglist> | | | | |
| LDM{IA IB DA DB} Rn{!}, <reglist <reglist<="" rn{!},="" stm{ia ib da db}="" td=""><td>after/before the last register</td><td>ny list of registers, ! will update Rn to point to the address increment before, DA = decrement after, DB = decrement</td></reglist> | after/before the last register | ny list of registers, ! will update Rn to point to the address increment before, DA = decrement after, DB = decrement | | |