## Cortex-M4 Thumb-2 Instruction Set Summary

<Operand2> may be one of the following:
\#imm8
Rm
Rm, <LSL $|L S R| A S R \mid R O R>\# i m m 5$
$R m, R R X$
<S> (instruction mnemonic suffix) => Update the condition flags after the instruction has executed


ASR\{S\} Rd, Rm, <Rs|\#imm5> LSL\{S\} Rd, Rm, <Rs|\#imm5> LSR\{S\} Rd, Rm, <Rs|\#imm5>
ROR\{S\}Rd, Rm, <Rs|\#imm5> RRX\{S\} Rd, Rm

CMP Rn, <Operand2>
CMN Rn, <Operand2>
TST Rn, <Operand2>
TEQ Rn, <Operand2>


#### Abstract

One byte, zero-extended to 32 bits (a few other formats can also be produced) Normal register operation Register operation with constant shift Register operation with rotate right with extend


Arithmetic shift right, canonical form of MOV\{S\} Rd, Rm, ASR <Rs|\#imm5>
Logical shift left
Logical shift right
Rotate right
Rotate right with extent, uses Carry as a 33rd bit

Same as SUBS Rd, Rn, <Operand2>, but result not written to Rd, only the condition flags are updated Rn + <Operand2>
Rn AND <Operand2>
Rn EOR <Operand2>
AND\{S\} Rd, Rn, <Operand2>
ORR\{S\} Rd, Rn, <Operand2>
EOR\{S\} Rd, Rn, <Operand2>
ORN\{S\}Rd, Rn, <Operand2>
BIC\{S\} Rd, Rn, <Operand2>

| Bitwise AND, | $\mathrm{Rd}=\mathrm{Rn}$ AND <Operand2> |
| :--- | :--- |
| Bitwise OR, | $\mathrm{Rd}=\mathrm{Rn}$ OR <Operand2> |
| Bitwise Exclusive-OR. | $\mathrm{Rd}=\mathrm{Rn}$ EOR <Operand2> |
| Or not, | $\mathrm{Rd}=\mathrm{Rn}$ OR NOT <Operand2> |
| Bit clear, | $\mathrm{Rd}=\mathrm{Rn}$ AND NOT <Operand2> |


| B <label> | Unconditional jump |
| :--- | :--- |
| BL <label> | R14 = address of next instruction, then jump to label |
| BX Rm | Branch and exchange (jump to address in Rm ), use it to return from a function (BX LR) |
| BLX Rm | R14 = address of next instruction, then jump to Rm |
| Bcc <label> | Conditional jump, where cc is one of $\{E Q, N E, G E, G T, L E, L T, H S, H I, L S, L O, V S, V C, C S, C C, M I, P L\}$ |



