

Chapter 4 : Field-Effect Transistors (FETs)

1) Introduction

→ Begin our discussion on Transistors

from wwo: "Transistor" → from "Transconductance" or "Transfer"
"Resistor" "Varistor"
Show next page now →


FETs → metal-oxide-semiconductor FETs (MOSFETs)

→ junction FETs (JFETs)

* Most of our discussion will be on MOSFETs

2) MOS Capacitor

a) standard parallel plate capacitor




Insulating (dielectric) material in between the plates with relative permittivity ϵ_r , air/vacuum: $\epsilon_r \approx 1$, SiO_2 : $\epsilon_r = 3.7$

$$\text{Capacitance} = C = \frac{\epsilon_0 \epsilon_r A}{d}, \quad \epsilon_0 = \text{permittivity of free space}$$


for $A \gg d^2$ $= 8.854 \text{ pF/m}$

b. MOS capacitor structure




Semiconductor substrate → 2nd electrode

Transistor \rightarrow basically a 3 terminal device






This course \rightarrow Digital Electronics \rightarrow mostly use transistor as a switch



ex: $Ctrl = 5V = "1" \rightarrow$ switch closed \rightarrow short circuit

$Ctrl = 0V = "0" \rightarrow$ switch open \rightarrow open circuit



Truth table

V_{sw}	V_o
0	1
1	0

\rightarrow Inverter Logic Gate

Lets discuss how transistors operate

semiconductor substrate \rightarrow substantial resistivity with a limited supply of e^- 's and holes

Since the substrate can be depleted of carriers, capacitance is a nonlinear function of voltage, V_G

\therefore 3 different operation regions as $f(V_G)$

(1) Accumulation


(2) Depletion

(3) Inversion

① Accumulation Region

Definition: $V_{TN} \equiv$ Threshold Voltage

Accumulation Region: $V_G \ll V_{TN}$ and $V_G < 0V$




large negative charge on metallic gate balanced by a thin layer of positively charged holes in the p-type Si directly under the SiO_2 under the gate metallization

The hole density at the surface exceeds that of the original p-type substrate \rightarrow the surface is said to be in accumulation or in the accumulation region.

② Depletion Region


slowly increase V_G , but $V_G < V_{TN}$



As V_G is increased, holes are repelled in the semiconductor beneath the gate electrode, leaving the negative immobile acceptor ions. It is \therefore depleted of free carriers \rightarrow hence it is called the Depletion Region

③ Inversion Region


V_G is further increased, attracting electrons to the semiconductor area under the gate electrode. At some point, the e^- density at the surface exceeds the hole density. Then the p-type Si layer has "inverted" to an n-type inversion layer or region directly under the gate electrode \rightarrow thin layer. This occurs for $V_G \geq V_{TN}$



Very important in understanding how FETs work


④ Effects on Capacitance

→ The Depletion Region increases the effective electrode separation distance, while the Inversion Region reduces it back to the oxide thickness




C''_{ox} → capacitance between gate electrode and substrate due to oxide layer dielectric

Capacitance Model:



Note: The MOS capacitor can be used as an ionizing radiation sensor. The radiation results in charge being trapped in the SiO_2 layer, which changes V_{TN} . The MOS capacitor \therefore records the radiation event.

Add 2 terminals in the p-type substrate at the ends of the gate by n⁺ doping these regions



4 voltages: V_S , V_G , V_D , V_B

make $V_B \leq V_S$ after $V_B = V_S \rightarrow$ keep p-type: n⁺
pn junction reverse biased

$$V_{GS} = V_G - V_S, \quad V_{DS} = V_D - V_S$$

For $V_{GS} \geq V_{TN} \rightarrow$ Inversion Region

and $V_{DS} > 0 \rightarrow$ current flows through inversion layer from drain to source