


# 1. DRAM 1T-cell Memory cell


WL : (Wordline)



the "1" or "0" is stored as an analog voltage across  $C$

Storing a "0"  $\rightarrow BL \rightarrow 0V$  and  $WL \rightarrow V_{DD}$  :  $V_c \rightarrow 0V$

Storing a "1"  $\rightarrow BL \rightarrow V_{DD}$  and  $WL \rightarrow V_{DD}$  :  $V_c \approx V_{DD} - V_{TN}$



$C_c$  charges up until  $MA$  turns off :  $V_{GS} - V_{TN} = 0V$

$$\therefore |V_c| = V_{DD} - V_{TN}$$

final

Due to Body Effect :  $V_{TN} = V_{TO} + \gamma (\sqrt{V_c + 2\phi_F} - \sqrt{2\phi_F})$


$$\therefore V_{TN} > V_{TO}$$

For example, if  $V_{DD} = 3V$ ,  $|V_c| \approx 1.8V$  {Textbook p. 426}

Notice that  $|V_c|$  is not much above  $\frac{V_{DD}}{2}$  !


Also,  $Q$  will leak in or out of  $C_c$  over time, changing  $V_c$  when  $MA$  is off

## a. DRAM 1T-Cell Read Operation



To do a read,  $V_{BL}$  is placed on BL and  $WL \rightarrow V_{DD}$ . Then the voltage on  $V_{BL}$ ,  $V_f$ , is read by the Sense Amplifier.

How does this work?



charge is conserved

$$\therefore Q_1 = V_{BL} C_{BL} \text{ and } Q_2 = V_c C_c \text{ at } t = 0^-$$

$$\text{and at } t = 0^+: Q = Q_1 + Q_2 = V_f C_{BL} + V_f C_c = V_f (C_{BL} + C_c)$$

$$\therefore V_f = \frac{Q}{C_{BL} + C_c} = \frac{Q_1 + Q_2}{C_{BL} + C_c} = \frac{V_{BL} C_{BL} + V_c C_c}{C_{BL} + C_c}$$

The Sense Amp will detect a change in the voltage on BL:  $\Delta V = V_{BL} - V_f$

If  $\Delta V > 0$ , a "1" is stored

If  $\Delta V < 0$ , a "0" is stored


$$\begin{aligned}
 \Delta V &= V_F - V_{BL} = \frac{C_{BL}V_{BL} + C_cV_c}{C_{BL} + C_c} - V_{BL} \\
 &= \frac{C_{BL}V_{BL} + C_cV_c}{C_{BL} + C_c} - \frac{V_{BL}(C_{BL} + C_c)}{C_{BL} + C_c} \\
 &= \frac{C_c(V_c - V_{BL})}{C_{BL} + C_c} \\
 &= \frac{V_c - V_{BL}}{\frac{C_{BL}}{C_c} + 1}
 \end{aligned}$$

However,  $C_{BL} \gg C_c$  due to many cells on BL line  
∴  $\Delta V$  is very small  
and  $V_F \approx V_{BL}$

- Results :
- (1) Sense Amp has to accurately detect  $\Delta V$ .
  - (2)  $V_c$  gets destroyed each read cycle, requiring the data to be rewritten after each read.
  - (3) MA has a non-zero  $R_{on}$ : it takes time for  $V_F$  to stabilize, limiting how fast the cell can be read.

## 2. DRAM 4-T Cell

Sort of a hybrid between the 6-T SRAM cell and the 1-T DRAM cell




PMOS T's in 6-Cell replaced  
with capacitors  $C$  and  $C$

Each data bit is stored as  $D$  and  $\bar{D}$ :  $1+0$  or  $0+1$ .  
 $BL$  and  $\bar{BL}$  give differential voltages for the Sense Amp to work with  $\rightarrow$  reduces Sense Amp requirements.  
 $M_{W1}$  and  $M_{W2}$  provide high current for sensing, compared to the 1-T cell, and decrease write times.  
 Similar read and write operations as with 6-T cell.

### 3. Sense Amplifiers

The simplest Sense Amp. is the 2-invertor latch with a precharge transistor:



When Precharge is "1",  $M_{PC}$  is on and shorts out two inverters, forcing  $V_{BL} \approx V_{BL} \approx V_{trip}$

If the two inverters are symmetrical,  $V_{trip} \approx \frac{V_{DD}}{2}$

For a Read Operation:

- ① Precharge set to "1"
- ②  $V_{BL}$  and  $V_{BL}$  equalize to approx  $V_{trip}$  of the inv's
- ③ Precharge is turned off and  $WL_1$  is set high
- ④ The memory cell's contents cause a small imbalance in  $BL$  and  $\bar{BL}$
- ⑤ Positive feedback in the 2-inv. latch drives  $BL$  and  $\bar{BL}$  to fully opposite states: 1+0 or 0+1.

→ Other Sense Amp circuits exist