


1) More on propagation delay in a CMOS logic gate

$T_{PLH} \rightarrow$ propagation delay : low to high


↳ from when $V_o = 50\% V_H$ until $V_o = 50\% V_L$

Simple model :



SW opens at $t=0$

$$+ \leq 0 : V_o = V_H$$



$$V_o = V_H e^{-t/RC}$$

$$\text{or } 0.5V_H = V_H(1 - e^{-T_{PLH}/RC})$$

$$0.5 = 1 - e^{-T_{PLH}/RC}$$

$$T_{PLH} = -RC \ln(0.5) = 0.69RC$$

$$\text{If } T_{PHL} = T_{PLH} \rightarrow T_p = 0.69RC$$

a. Rise and Fall Time

$t_f =$ time for $V_o = 0.9V_H$ until $V_o = 0.1V_H$, t_r is the opposite


$$\therefore 0.9V_H = V_H(1 - e^{-t_{90\%}/RC}) \quad (1)$$

$$0.1V_H = V_H(1 - e^{-t_{10\%}/RC}) \quad (2)$$

solve for $t_{90\%}$ and $t_{10\%}$

$$\therefore t_f = t_{90\%} - t_{10\%} = 2.2RC$$

For CMOS Inverter switching



$$\text{at } t=0 : V_{DS} = V_H, V_{GS} = V_H - V_{TN}$$

\therefore NMOS in saturation

As $V_o \rightarrow 0$: NMOS goes into triode region

$\therefore R_{NMOS}$ varies as $V_o \rightarrow 0$

\therefore model R_{NMOS} as $R_{eff} \approx 1.7 R_{on}$

$$\text{where } R_{on} = \frac{1}{K_n(V_H - V_{TN})} \Rightarrow \text{derived for triode region}$$

For a symmetrical inverter: $R_{onp} \approx R_{onN}$

$$\text{where } R_{onp} = \frac{1}{K_p(V_{GS} - V_{TP})}$$

$$\therefore \tau_{PHL} = \tau_{PLH} = 0.69 R_{eff} C = \tau_p$$

$$= 0.69(1.7)R_{onN} C$$

$$\approx 1.2 R_{onN} C$$

$$\approx \frac{1.2 C}{K_n(V_H - V_{TN})}$$


$\therefore \tau_p$ for symmetrical inverter:

$$\tau_p \approx \frac{1.2 C}{K_n(V_H - V_{TN})}$$



$$\text{ex: } C = \rho F, K_n = 1mA/V^2, V_H = 5V, V_{TN} = 1V$$

$$\rightarrow \tau_p \approx 0.3 \mu s$$

Driving a chain of inverters (identical & symmetric)



$$\text{The delay to } V_1 \text{ is } \tau_p \approx \frac{1.2 C}{K_n(V_H - V_{TN})} = 1.2 C R_{on}$$




Notice V_1 driving X_2 is not an ideal step function

→ This increases the delay through X_2, X_3, \dots

→ This approximately doubles the delay through each subsequent inverter → $\tau_p \approx 2.4 C R_{on}$ there

Consider the Ring Oscillator, consisting of a loop of an odd number, N , of inverters where $N \geq 3$



Unstable \rightarrow oscillates

$$\text{oscillation period, } T, \quad T = 2N \tau_p = 2N(2.4CR_{on})$$

$$\text{and } f = \frac{1}{T} = \frac{1}{2N(2.4CR_{on})}$$

If N is big, V_{out} approaches a squarewave

If N is small, V_{out} is more of a distorted sinewave with a $0.5V_{DD}$ bias

Consider a symmetrical inverter with $L_p = L_n$

$$CR_{on} \approx \frac{C_{ox}WL}{\mu_n C_{ox}(\frac{W}{L})(V_{DD} - V_{TN})} = \frac{L^2}{\mu_n (V_{DD} - V_{TN})}$$

$$\text{and } f = \frac{\mu_n (V_{DD} - V_{TN})}{4.8NL^2}$$

some choice

The PCB designer can choose V_{DD} and N \downarrow to set
The IC designer can choose V_{DD} , N , and L f

Uses: (1) Generating a clock signal on chip

(2) Evaluating an IC process

(3) Monitoring V_{DD} , such as for battery operated systems