


1) 4 Resistor Bias Network for NMOS (and other transistors)



Find operating point, V_{GS} , V_{DS} , I_D

① Technique 1

$$\text{since } I_G = 0, \quad V_G = \frac{V_{DD} R_2}{R_1 + R_2}$$

$$V_D = V_{DD} - I_D R_3 \quad ①$$

$$V_S = I_D R_4 \quad ②$$

Select Saturation or Triode mode and solve

$$\text{Saturation : } I_D = 0.5 K_n' \left(\frac{w}{l}\right) (V_{GS} - V_{TN})^2 (1 + 2V_{DS})$$

$$I_D = 0.5 K_n' \left(\frac{w}{l}\right) (V_G - V_S - V_{TN})^2 (1 + 2(V_D - V_S)) \quad ③$$

Plug ① and ② into ③

Solve quadratic equation for I_D if $2=0V^{-1}$

or, cubic equation for I_D if $2\neq 0V^{-1}$

Then use ① and ② to determine V_D and V_S

Then compute V_{GS} and V_{DS}

See if in Saturation mode

$$\text{Triode: } I_D = k_n' \left(\frac{W}{L}\right) (V_{DS} - V_{TN} - 0.5V_{DS}) V_{DS}$$

$$= k_n' \left(\frac{W}{L}\right) (V_D - V_{TN} - 0.5(V_D - V_S)) (V_D - V_S) \quad (3)$$

Plug ① and ② into ③, and solve for I_D


Then use ① and ② to solve for V_S and V_D

Compute V_{DS} and V_{DS}

Verify Triode mode.

2) Technique 2

Compute R_{Th} and V_{Th} at the gate



$$V_{Th} - I_G R_{Th} - V_{DS} - I_S R_4 = 0 \quad (1)$$

Note: I_G pos into G, I_S pos out of S, and I_D pos into D

$$V_{DS} = I_S R_4 + V_{DS} + I_D R_3 \quad (2)$$

Select a mode and use and $I_D = EQ$, with $I_A = 0$, $I_S = I_D$


$$\text{Sat: } I_D = \pm k_n' \left(\frac{W}{L}\right) (V_{DS} - V_{TN})^2 (1 + 2V_{DS}) \quad (3)$$

$$\text{Triode: } I_D = k_n' \left(\frac{W}{L}\right) (V_{DS} - V_{TN} - 0.5V_{DS}) V_{DS} \quad (3)$$

Plug ① and ② into ③, solve for I_D

This technique works with BJTs: $I_B \neq 0A$

2. Load resistor for NMOS inverter




For discrete circuits, not a problem

But for IC implementations, realizing R is problematic

If $R \approx 20-30\text{ k}\Omega$, R could be 1000 larger than NMOS Transistor

\therefore other options are needed.

a. Consider this:



For M_1 : $V_{GS} = V_{DS} \Rightarrow \therefore$ in saturation

However, $V_{SB} \neq 0V$

$$\therefore V_{TN_{M_1}} = V_{TNL} = V_{TO} + \gamma (\sqrt{V_{SB} + 2\phi_F} - \sqrt{2\phi_F})$$

due to body effect

$$I_D = \frac{1}{2} K_n' \left(\frac{W}{L}\right) (V_{GS} - V_{TNL})^2 \quad \text{assuming } \lambda = 0 \text{ V}^{-1}$$

here $V_{TNL} > V_{TN}$

When $V_{in} = 0V$, m_2 is off. How high is V_{out} ?

For m_1 , $V_{DS} = V_{GS} = V_{DD} - V_0$


For m_1 to be on: $V_{GS} - V_{TNL} \geq 0$

\therefore the limit is $V_0 = V_{DD} - V_{TNL}$

$$V_{TNL} = V_{TO} + \gamma (\sqrt{V_{SB} + 2\phi_F^T} - \sqrt{2\phi_F^T}) \geq V_{TN}$$

So, $V_{O_L} > 0V$ and $V_{O_H} < V_{DD} \rightarrow$ a disadvantage

b. "Linear Load" Technique



For m_1 : $V_{GS} \geq V_{DD} + V_{TNL}$


$\therefore m_1$ does not turn off and $V_{OH} = V_{DD}$

\rightarrow Disadvantage: 2nd power supply needed, more complicated wiring in-chip


\therefore this is rarely used

c. Depletion mode NMOS for Load


$$\Rightarrow V_{TN} < 0 : V_{GS} = 0V \rightarrow I_D > 0A$$



3. More Complex Logic Gates



$$Z = \overline{AB}$$



$$Z = \overline{\overline{A+B}}$$

