Built-In Self-Test for Automatic Analog Frequency Response Measurement

Dayu Yang, Charles Stroud and Foster Dai
Dept. of Electrical and Computer Engineering
Auburn University, AL 36849-5201, USA

Abstract—**We present a Built-In Self-Test (BIST) approach based on direct digital synthesizer (DDS) for functionality testing of analog circuitry in mixed-signal systems. DDS with Delta-Sigma modulation is used to supply different test sine wave signals with different frequencies and phases. The BIST-based hardware implementation can sweep through the frequencies and measure the frequency response of the analog circuit. This approach has been implemented in Verilog and synthesized into a Field Programmable Gate Array where it was used for functional testing of an actual device under test.**

I. INTRODUCTION

It is highly desirable to automate the analog testing process with low cost, built-in test circuitry. Built-In Self-Test (BIST) of analog circuits is important and necessary to produce highly reliable mixed-signal systems. Due to the constant increase of analog circuit speed and density, the nature of analog faults, and the embedding of analog functions within large digital systems, the detection and isolation of faults in these circuits is becoming more difficult. At operating frequencies beyond a few GHz, analog IC testing requires tester electronics close to the device under test, or even better, directly built on-chip. Hence, BIST and other forms of embedded analog testing will come to market in just a matter of time [1].

A few techniques have been suggested to perform on-chip frequency-domain testing of mixed-signal circuits. These approaches normally focus on one or two simple parameter tests such as cut-off frequency of a filter and cannot perform rigorous and complete analog tests such as frequency and phase responses. The goal of prior art techniques was to overcome the complexity of integrating a traditional AC characterization approach [2]. Well-defined techniques for reducing the size of the test set while maintaining high fault coverage have been reported [3][4]. Some AC BIST techniques inject optimized digital inputs into a linear device under test and extract a DC signature [5][6]. These approaches are simple, but their precision is limited. On the other hand, Roberts [7] has proposed several methods to make frequency-domain tests using on-chip generated sine waves and analyzing the results with an on-chip digital signal processor (DSP). The approach requires 1-bit delta–sigma digital-to-analog converters (DACs) with moderate area overhead. The precision of the generated frequency is not fine enough for the test. Several techniques have been published to generate on-chip linear ramps [8]–[12], but the results either depend largely on the accuracy of the additional components in the test circuitry, or have not been proven experimentally. An on-chip ramp generator can perform monotonicity and histogram tests of analog-to-digital converters (ADCs), yet the linearity of on-chip ramp generator itself needs to be very high. A FFT approximation algorithm was developed for on-chip sinusoidal signals generation and analysis in [13]; however, the area and power penalties associated with FFT calculations are large as indicated by the fact that the BIST approach was implemented in the largest Xilinx Virtex-II series Field Programmable Gate Array (FPGA). We have proposed a novel BIST scheme for analog linearity test using DDS as the test generator and a simple multiplier as the test analyzer avoiding using expensive FFT [15].

Analog functional test is a challenging task even in a manual test by an experienced engineer. It tests the functionality of the circuit against the system specifications. The complexity of the functional test depends on test tasks and the operational frequency. For instance, a base-band amplifier test normally includes its frequency response, phase response, in-band ripple and 3dB cut-off frequency.

We have developed a direct digital synthesizer (DDS) based BIST approach, which can generate sinusoid waveforms with different frequencies, amplitudes and phases for analog functional test. For base-band digital test features such as the test pattern generator (TPG) and output response analyzer (ORA), we initially designed and synthesized the functionality in FPGA with the intent to eventually fabricate the design in a CMOS ASIC. We have been investigating and analyzing this DDS-based BIST approach for its ability to detect faults and to assist in characterization and calibration during manufacturing and field testing.

The vast majority of the BIST circuitry resides in the digital portion of the mixed-signal system to minimize area and performance impact on the analog circuitry. The test scheme utilizes the DACs and ADCs with relative speed and resolutions that are associated with conventional transceiver base-band architectures and thus provides accurate analog testing without adding much extra hardware. The DDS-based TPG can provide precise frequency sweep tones for the test of frequency response of analog circuits. The area penalty associated with a conventional DDS approach is minimized by a novel Delta-Sigma noise shaping scheme presented in this paper. For each specific frequency sweep period, the DDS generates a constant frequency test signal and so is the

frequency control word (FCW). In order to guarantee the high over-sampling ratio of the Delta-Sigma modulator and thus to gain a high SNR of the output sine-wave, we let the modulator modulate the FCW directly before it comes into the accumulator. This is a typical modulator with dc input with a constant and high over-sampling ratio. Another challenge is the development of an efficient ORA that can make the frequency response measurement on-chip. Such a BIST approach can then be modeled in parameterized Verilog for easy incorporation in any mixed-signal design.

II. DDS WITH DELTA-SIGMA NOISE SHAPING



Figure1. Direct digital synthesizer (DDS) with Delta-Sigma modulation.

DDS is an important frequency synthesis technique that provides low cost synthesis with ultra fine resolution. As shown in Figure 1, a conventional DDS includes a digital accumulator that generates the phase word based on the input frequency word FCW. The synthesizer step size is defined as $f_{clk}/2^L$ where L is the number of bits in the accumulator. Fine resolution can thus be achieved using a large accumulator size. The DDS utilizes a look-up table to convert the phase word to a sinusoidal amplitude word, whose length is normally limited by the finite number of input bits of the DAC. A low pass filters is added after the DAC to remove the spurious components generated in the data conversion process. While a pure sinusoidal waveform is desired at the DDS output, spurious tones can occur mainly due to the following two nonlinear processes. First, in order to reduce the look-up table Read Only Memory (ROM) size, the phase word needs to be truncated before being used as the ROM addresses. This truncation process introduces quantization noise, which can be modeled as a linear additive noise to the phase of the sinusoidal wave. Second, the ROM word length is normally limited by the finite number of bits of the available DAC. In other words, the sinusoidal waveform can be expressed only by words with finite length, which intrinsically contains quantization error additive to the output amplitude. Considering the quantization errors due to phase truncation e_p (the truncated L-W LSBs), and amplitude truncation (finite ROM word length) e_A, and assuming the phase quantization error is small relative to the phase, the DDS output can be determined as:

$$\begin{aligned} A_{out} &= A\sin\left(\frac{2\pi Wi}{2^n} + e_p(i)\right) + e_A(i) \\ &\approx A\sin\left(\frac{2\pi Wi}{2^n}\right) + Ae_p(i)\cos\left(\frac{2\pi Wi}{2^n}\right) + Ae_A(i) \end{aligned} \qquad (1)$$

It has been shown that the phase truncation process associated with the conventional DDS architecture introduces quantization error. To avoid aliasing during data conversion, the synthesized frequency is required to be smaller than the half of DDS clock frequency, $f_{clk}/2$ Thus, oversampling is always encountered in DDS, allowing noise-shaping techniques to be used to shift the phase quantization error to a higher frequency band, where the noise can be eventually removed by the low pass filter after the DAC. As shown in Figure 1, a k^{th} order Delta-Sigma noise shaper with unique transfer function is added after the phase truncation. It can be shown that the phase error e_p is high-pass filtered by the sigma-delta interpolator before the amplitude modulation via the look-up table. This greatly reduces the close-in phase noise and de-correlates the phase truncation error. As a result, spurious components at the DDS output are greatly reduced or eliminated. A more ideal sinusoidal waveform with greatly reduced close-in phase noise and spurious components is achieved at the DDS output.

Considering a linear model with additive quantization phase noise, we can get the relationship between the system SNR, the order of sigma-delta modulator K, and the over-sampling ratio R as:

$$SNR(dB) = C + 10\cdot(2K+1)\log R \qquad (2)$$

In equation (2), C is a constant if the quantizer's bits in the ΣΔ modulator is fixed. It's obvious that the doubling of R leads to a 3(2K+1)dB increase of the system SNR. Thus a high-order ΣΔ interpolator with high over-sampling ratio can result in improvement DDS performance.

In the ΣΔ modulator in Figure 1, the signal e_p (L-W bits LSBs) changes all the time according to the result from the phase accumulator at each clock step. This varying input causes the ΣΔ modulator's input frequency variable. When L-W LSBs in FCW is very small, the modulator's input can be very slow or it can be very fast when L-W LSBs in FCW is very big. At the same time, the sampling clock for the ΣΔ modulator is f_{clk}, which does not change. So the over-sampling ratio of this ΣΔ modulator changes depending on the different input e_p and this would cause different SNR of output sine wave forms for different inputs of FCW.

In order to eliminate the varying over-sampling ratio, the input of the ΣΔ modulator should be a constant. We thus relocate the ΣΔ modulator to the front of the accumulator by letting it modulate the FCW directly before it comes into the accumulator. The new DDS structure is shown in Figure 2 where we can see that the L-bit FCW is truncated to W-bit MSB and L-W bits LSB before it goes into the phase accumulator. The L-W bits LSB which is a constant is fed into a K^{th} order ΣΔ modulator and this is a common case of a Delta-Sigma modulator with DC input. The high over-sampling ratio is guaranteed. Another advantage of this structure is the length of the phase accumulator is also cut from L to W. Because the FCW is L-bits, this DDS still keeps a frequency resolution of $f_{clk}/2^L$.



Figure 2. DDS with Delta-Sigma modulator

In order to prove the concept, we modeled proposed DDS architecture using ΣΔ noise shaper to remove phase truncation error in MATLAB. Figure 3 demonstrates high-pass noise shaping effect of the 3rd order ΣΔ interpolator with a 60dB/dec slope. It's important to note that the modified Delta-Sigma DDS architecture has time-invariant over-sampling ratio with high-order noise shaping effects. Compared with the 2nd modulator structure [14], we realized the 3rd ΣΔ modulator using MASH, Feed-forward, Feed-back and error feedback 4 types of structure. All of them have very good 3rd order noise shaping effect in the output waveforms.



Figure 3. Simulated DDS accumulator output spectrum with 3rd order sigma-delta noise shaping

III. FREQUENCY RESPONSE TEST USING DDS

Frequency response (both amplitude and phase response) is the key measure for analog integrated filters and amplifiers. The commonly interested cut-off frequency of the filters and amplifiers can be found by measuring the pass-band and stop-band amplitude response, while the linearity (group delay) can be determined from the phase response. To test the analog filter and amplifiers, the DDS generates frequency tones with fine resolution. A DDS-based TPG and two ORAs can scan the pass and stop bands of the device with fine step size and can thus measure the frequency and amplitude responses of the device, as shown in Figure 4.

Note in Figure 4 that DDS1 generates a fine-toned sine wave T1 with a DC bias k1. After the test signal T1 passes through the analog device, both its amplitude and phase will change. The signal output of DUP(Device Under Test) is given by $D = A_2\cos(\omega_1 t+\vartheta)+k_2$. A second DDS (DDS2) is used to generate test signal T2 that has the same frequency and amplitude as T1. A level shifter is used to shift the T2 signal such that it symmetrical to X-axis (from $-A_1/2$ to $A_1/2$).

During the frequency sweep, if all the test signals T2 start from phase 0, namely $T2=A_1\cos\omega_1 t$, the signal after the multiplier is hence given by:

$$\begin{aligned} MUL &= A_1\cos(\omega_1 t)\cdot(A_2\cos(\omega_1 t+\theta)+k_2) \\ &= \frac{A_1A_2}{2}\left[\cos\theta+\cos(2\omega_1 t+\theta)\right]+A_1k_2\sin\omega_1 t \end{aligned} \quad (3)$$



Figure 4. BIST of frequency response of an analog circuit

We use an accumulator to obtain the above result and to end the accumulation on a common period of all the test sine multiplication. The period of the different test signal is:

$$T_p = \frac{1}{\frac{FCW}{2^L}\cdot F_{clk}} = \frac{2^L}{FCW}\cdot T_{clk} \quad (4)$$

By setting the step of input frequency control word to be a power of 2, we can get a same period for all the test signals. In our case, the biggest period of the test signal is when FCW=2 which is $2^{L-1}T_{clk}$, so we set the time of calculation to be $2^L T_{clk}$. The phase step is set to 2 to achieve the finest frequency resolution which is $2/2^L$. The accumulator translates the output to a constant:

$$ORA = \frac{A_1A_2}{2}\cos\theta\times 2^L \quad (5)$$

If there is no phase shift, θ=0, the degrade of A_2 compared with A1 will be shown in the ORA. When the ORA value decreases to 0.707 times its initial value, we have reached the 3dB amplitude point of the analog circuit. Unfortunately, analog circuits always have phase shift θ. Therefore, we need to measure θ first and make adjustments to the test signal to achieve the same phase shift.

The MSB of the test signal T1 and the MSB of the signal D from the ADC are square waveforms with the same frequency and phase as their sine waveforms. Therefore, we can get the phase difference with a phase detector and record the phase shift θ corresponding to this frequency in a register and output it to the computer. For the next test frequency the register will record another phase shift and after the whole frequency sweep, we will get the frequency response of the analog device. Before the change to next test frequency, the

BIST circuitry also performs the amplitude response test. When the amplitude test begins, the DDS2 is reset and delayed for a phase θ that is stored in the phase register. Hence, its output T2 has the same frequency and amplitude as those of T1 but has a phase shift θ as D does, namely,

$$T2 = A_1 \cos(\omega_1 t + \theta) \quad (6)$$

With the modified T2 as one input to the multiplier, the ORA1's output in equation (5) will have no effect of phase shift θ and we can get both the correct frequency response and amplitude response of the analog device.

IV. Experimental Results

We have used the proposed BIST scheme to measure the frequency response of a low pass filter (LPF). As discussed, the built-in DDS generates the test tones that scan over the frequency from 0 to ½ f_{clk} with a frequency step $(1/2^{L-1})f_{clk}$. A first order low pass filter was used as a device under test to test our BIST method which automatically applied the test tones at the input of the filter and measured its output magnitude response from ORA2. The cutoff frequency of the amplifier and LPF modules, which is 3dB below the pass-band magnitude, can thus be found at 46kHz from Figure 5.



Figure 5. BIST measured frequency response of a low pass filter

The DDS-based TPG, test controller, and multiplier-accumulator-based ORA were modeled in Verilog along with an interface to allow PC control of the BIST circuitry and retrieval of the BIST results. The complete Verilog model is approximately 510 lines of non-commented code. The Verilog code can be parameterized to facilitate easy adaptation of the BIST circuitry for different size DAC and ADC for synthesis into standard cell based ASICs or into FPGAs. In our implementation, we used an 8-bit DAC and ADC and synthesized the BIST circuitry into a Xilinx Spartan 2S50 FPGA. The synthesized circuit required less than 25% of the total logic resources in the Spartan 2S50 and, as a result could easily fit into the smallest Spartan II FPGA. This means that the BIST-based frequency response measurement circuitry can be efficiently implemented in the digital portion of an ASIC with little area overhead.

V. Conclusions

We have presented a DDS-based BIST approach analog circuit functional testing frequency response. The DDS with a 3rd order Delta-Sigma modulator is used to generate frequency tones. We also developed an output response analyzer consisting of a multiplier and accumulator. The BIST analyzer avoids using a traditional FFT-based spectrum analysis, which consumes much more power and die area. We have implemented the BIST approach in Verilog which was subsequently synthesized into an FPGA and verified on actual hardware using a low pass filter as the device under test. Through measurements for an 8-bit sample system, we found that the BIST circuitry can obtain an accurate amplitude response of the analog device. The proposed BIST scheme using the existing ADC/DAC will automatically meet the system dynamic range requirement, which fully demonstrates the fidelity of the proposed BIST approach for analog circuit functional test.

References

[1] G. Roberts, "Mixed-signal BIST: Fact or Fiction," Proc. IEEE International Test Conf., p. 1204, 2002.

[2] J. Mielke, "Frequency-domain testing of ADCs," IEEE Design & Test of Computers, Vol. 13, No. 2, pp. 64–69, 1996.

[3] M. Soma, H. Sam, Z. Jinyan, K. Seongwon, and G. Devarayanadurg, "Hierarchical ATPG for Analog Circuits and Systems," IEEE Design & Test of Computers, Vol. 18, No. 1, pp. 72–81, 2001.

[4] C.-Y. Chao, H.-J. Lin, and L. Milor, "Optimal Testing of VLSI Analog Circuits," IEEE Trans. on Computer-Aided Design, Vol. 16, No. 1, pp. 58–76, 1997.

[5] F. Corsi, M. Chiarantoni, R. Lorusso, and C. Marzocca, "A Fault Signature Approach to Analog Devices Testing," Proc. European Test Conf., pp. 116–121, 1993.

[6] P. Variyam and A. Chatterjee, "Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," Proc. IEEE International Conf. on Computer Aided Design, pp. 382–385, 1997.

[7] M. Toner and G. Roberts, "A BIST Technique for a Frequency Response and Intermodulation Distortion Test of a Sigma–Delta ADC," Proc. IEEE VLSI Test Symp., pp. 60–65, 1994.

[8] J. Huang, C. Ong, and K.-T. Cheng, "A BIST Scheme for On-chip ADC and DAC Testing," Proc. Design and Test in Europe, pp. 216–220, 2000.

[9] Y. Wen and K. Lee, "An On-chip ADC Test Structure," Proc. Design and Test in Europe, pp. 221–225, 2000.

[10] K. Arabi and B. Kaminska, "Efficient and Accurate Testing of Analog-to-Digital Converters Using Oscillation-Test Method," Proc. Design and Test in Europe, pp. 348–352, 1997.

[11] E. Peralias, A. Rueda, and J. Huertas, "Structural Testing of Pipelined Analog to Digital Converters," Proc. IEEE International Symp. on Circuits and Systems, Vol. 1, pp. 436–439, 2001.

[12] B. Provost and E. Sanchez-Sinencio, "On-chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test," IEEE J. Solid-State Circuits, Vol. 38, pp. 263 –273, 2003.

[13] J. Emmert, J. Cheatham, B. Jagannathan, S. Umarani, "An FFT Approximation Technique Suitable for On-Chip Generation and Analysis of Sinusoidal Signals", Proc. IEEE International Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 361-367, 2003.

[14] Yongchui Song, Beomsup Kiim, "A 250MHz Direct Digital Frequency Synthesizer with Sigma-Delta Noise Shaping", Proc. of ISSCC 2003, pp.472-473, 2003.

[15] Foster Dai, Charles Stroud, Dayu Yang, and Shuying Qi, "Automatic Linearity (IP3) Test with Built-in Pattern Generator and Analyzer", International Test Conference (ITC), Charlotte, NC, October, 2004