Design a digital modulo-5 counter with the following characteristics:
- Three output bits: Q2,Q1,Q0
- Synchronous count – count up on the rising edge of a clock (CLK)
- Synchronous load – load an external input (I2,I1,I0) as the new counter state on the rising edge of CLK
- Asynchronous clear – active-low CLEAR* signal forces the counter state to 000

The input/output signals are as follows:
- CLK : active-high clock input
- CLEAR* : active-low clear input
- L/C* : high to select load, low to select count
- I2,I1,I0 : parallel data inputs
- Q2,Q1,Q0 : parallel data outputs

Your design must use D flip flops and simple logic gates, with the circuit minimized as much as possible. Submit your final schematic diagram and your design work.