

# Architectural Power Management for Battery Lifetime Optimization in Portable Systems

Manish Kulkarni<sup>1</sup> and Vishwani D. Agrawal<sup>2</sup>

## Abstract

*For portable computing devices, maximizing battery lifetime or performing maximum possible operations per recharge is a primary objective. Various voltage and frequency scaling techniques are being used in commercial devices. This work considers the role of energy source, i.e., battery, in the optimization of a portable system. We introduce battery lifetime in number of clock cycles as an optimization metric. In addition the energy consumed by the system, battery lifetime also depends upon the battery efficiency, which may degrade as the power consumption increases. We examine power reduction techniques for a processor such as frequency scaling, i.e., clock slowdown (CSD) and instruction slowdown (ISD) from a battery efficiency viewpoint and estimate battery lifetime expressed in number of operational cycles. In case of ISD, implemented with the help of NOPs, we demonstrate that the lifetime for a given size of battery might be optimum at a slowdown factor around 2 to 3. The battery lifetime improvement requires reduced power dissipation coupled with prolonged execution time and, surprisingly, sometimes even increased energy consumption. With architecture level modifications, such as instruction slowdown, battery lifetime increase of 20% is realized.*

*Keywords: Battery lifetime, Portable electronics, Power management, Clock slowdown, Instruction slowdown*

## 1. Introduction

Computing platforms have become exceedingly more portable over time. Moreover, contemporary mobile computing devices are capable of performing as many computations per second as that of desktop computers few years back. Fortunately, due to technology scaling and power efficient approach in design, these mobile devices do not consume as much power as that of desktop computers. But with increasing usage of mobile devices in everyday life and the variety of applications being performed by these devices, the demand for power from power sources is continuously growing. Using a battery of higher capacity is not a solution, since for portable devices, the size and weight of battery, which are proportional to the battery

---

<sup>1</sup>Auburn University, Auburn, AL 36849, USA; mmk0002@tigermail.auburn.edu; presently with Qualcomm, Incorporated, Research Triangle Park, NC 27617, USA; mkulkarn@qualcomm.com

<sup>2</sup>Auburn University, Auburn, AL 36849, USA; vagrawal@eng.auburn.edu

capacity, have stringent design limits. Also, the growth in battery specific weight, i.e. stored energy per unit weight, has not followed the power requirement trends in the devices. These specific weights for lithium-ion batteries have barely doubled over last ten years [3, 28]. These factors motivate us to consider alternate solutions towards power consumption problems in portable systems. Making efficient use of available energy in the battery is one alternative. So optimization of battery lifetime, i.e. performing maximum number of operations per recharge of battery, becomes one of the primary objectives for portable computing system design. This paper discusses few design techniques and proposes an architectural power management method to optimize battery lifetime and to obtain maximum number of cycles per recharge.

## 2. Power Management and Battery Lifetime

Power management methods targeted towards battery optimization have been reported in the literature. We classify them in following categories.

*Voltage Management Methods.* Most common of voltage management methods is dynamic voltage scaling (DVS). Here the circuit can statically or dynamically vary VDD depending on the throughput requirement. A relevant problem is to find an optimum value of supply voltage which would minimize the energy consumption of the battery and still maintain the required throughput. [25] propose a method to find optimum operating voltage for minimization of battery discharge-delay product. Multi-voltage domain designs can also be classified under this category.

*Throughput Management Methods.* Dynamic frequency scaling is one of the most used methods in this category. CPU frequency scaling for battery powered computers is examined in [22] in terms of its impact on battery life, system performance, and power consumption. Frequency scaling approaches use information from a battery model to vary the clock frequency of system components dynamically at run time. They also use workload characteristics such as run-time and idle-time percentages dynamically, and models of system power and performance. These approaches can be used to ensure efficient use of the battery without significantly compromising system performance [21].

*Functional Management Methods.* In most cases, a given problem can have an alternate design or implementation method that consumes less power. Some of the low power design techniques such as low power FSM design, bus encoding, gate reordering and battery aware dynamic task scheduling [29] represent few such cases. These methods focus on power management of the system in order to reduce the average current drawn from the battery. A recently proposed functional management method, named instruction slow-down [16], exploits idleness in a pipeline processor to dynamically manage power to different units.

Dynamic voltage and frequency scaling (DVFS) is a method that combines voltage and throughput management whereas architecture level parallelism with multicore designs is a combination of all the three types of methods mentioned above.

## 2.1 Choice of Metric

Traditional metrics like minimization of power and energy are not quite relevant when power source (battery) optimization is a concern. The energy stored in a battery is assumed to be constant and available at any possible rate. In reality, however, the energy stored in a battery may not be used to its full extent. The delivery of energy from battery to system depends on battery efficiency which, in turn, depends on the average value of the current drawn from the battery.

Weiser et al. [33] present Millions of Instructions Per Joule (MIPJ) as a quality metric for dynamic voltage scaling (DVS). The key idea is to eliminate idle time by reducing the processor voltage and clock for a given segment of computation. To predict processor utilization, either a fixed-size window of events in future or a fixed-size window of events in the past is analyzed, and the corresponding DVS decisions are evaluated using trace-based simulations. This method has limited practicality since measurement and tracking of battery energy in terms of joules is difficult.


Rakhmatov et al. [30, 29] use an analytical model of the battery to minimize a cost function  $\sigma(t)$ . This cost is function of load current  $i(t)$  and sum of  $l(t)$  and  $u(t)$ , where,  $l(t)$  is the charge lost in load and  $u(t)$  is the charge unavailable. Evaluation of this cost function is in the context of DVS for task scheduling and battery optimization. Minimization of this cost function is subjected to constraints such as task dependencies, task deadlines etc. Pedram et al. [25] propose battery discharge-delay product as the metric. This metric is similar to the energy-delay product while accounting for the battery characteristics and the DC/DC conversion efficiency. The BD-delay product states that the design goal should be to minimize delay and maximize battery lifetime at the same time.

We consider clock cycles per recharge as a metric for evaluation of optimization methods. This metric is particularly suitable for the functional management method proposed here since with insertion of SLOPs system now takes longer time to finish the task. A relevant measure of lifetime, therefore, is the lifetime in number of clock cycles. Instead of expressing the lifetime in raw seconds, we express it in units of computational work.

## 2.2 A Battery Model

We use an electrical model of battery [5] shown in Figure 1 that is capable of predicting lifetime and I-V performance. Besides load current, it considers effects of temperature, number of cycles and storage time dependence of capacity on battery lifetime. The model is scalable as it models batteries of varying AHr ratings and predicts runtime for different load current profiles. It can be used for Lithium-ion, polymer Lithium-ion and NiMH batteries.

Shown on the left side in Figure 1, capacitor  $C_{Capacity}$  represents the *state of charge* (SOC) of the battery and current source  $I_{Batt}$  models the discharge. The right side of the circuit models the voltage and current characteristics of the battery based on the current drawn from the battery. The two parts are connected to each other by a voltage controlled voltage source  $V_{SOC}$  whose value depends on the open circuit voltage ( $V_{OC}$ ) of the capacitor  $C_{Capacity}$ .



**Figure 1.** An Electrical Model for Lithium-ion battery.

Assuming a battery is repeatedly charged and discharged from a fully charged state to the same end-of-discharge voltage, the extracted energy, called usable capacity, declines as cycle number, discharge current and/or storage time (self-discharge) increases and/or as temperature decreases [5]. The usable capacity can be modeled by a full-capacity capacitor ( $C_{Capacity}$ ), a self-discharge resistor ( $R_{Self-Discharge}$ ), and an equivalent series resistor (the sum of  $R_{Series}$ ,  $R_{Transient_S}$ , and  $R_{Transient_L}$ ). The full-capacity capacitor  $C_{Capacity}$  represents the whole charge stored in the battery, i.e., SOC, by converting nominal battery capacity in Ahr to charge in coulomb and its value is defined as,

$$C_{Capacity} = 3600 \times Capacity \times f_1(Cycles) \times f_2(Temp) \quad (1)$$

where  $Capacity$  is the nominal capacity in Ahr,  $f_1(Cycles)$  represents dependence on the number of charge-discharge cycles and  $f_2(Temp)$  is temperature-dependence factor.

### 2.2.1 Battery Lifetime

The state of charge (SOC) is defined as 1.0 for a fully charged battery. It is represented by a voltage  $V_{SOC}$ , which ranges between 0 and 1 volt. The charge of the battery is stored in a capacitor  $C_{Capacity}$  whose value is determined as indicated by Equation 1. Thus, a fully charged 1 Ahr battery may hold  $1A \times 3600 \text{ seconds} = 3600 \text{ coulombs}$  charge. As the battery goes through cycles of charging and discharging its capacity to hold charge diminishes. This is represented by  $f_1(Cycles)$ . Similarly, temperature affects the usable capacity and that is represented by  $f_2(Temp)$ . For simplicity, we assume both factors to be unity for the present discussion. The resistance  $R_{SelfDischarge}$  represents leakage when the battery is stored over a long period. For reasonable time between recharge, this can be considered to be large or practically infinite. The current source  $I_{Batt}$  represents a source when the battery is being charged or a load when the battery is powering a circuit. In the latter case,  $I_{Batt}$  is supplied to the circuit through a DC-to-DC voltage converter [20]. When the model is used to simulate the behavior of a battery that is fully charged,  $V_{SOC}$  is initialized to 1 volt.

### 2.2.2 Voltage and Current Characteristics

The circuit on the right in Figure 1 emulates the terminal voltage of the battery as it supplies current. This part is linked to the part on the left by state of charge (SOC), a quantity in the (0.0, 1.0) range.  $V_{OC}(SOC)$  is the open circuit voltage. For Lithium-ion batteries, Chen and Rincon-Mora [5] empirically derive expressions for the circuit components, which all depend on SOC.

$$V_{OC}(SOC) = -1.031e^{-35 \times SOC} + 3.685 + 0.2156 \times SOC - 0.1178 \times SOC^2 + 0.3201 \times SOC^3 \quad (2)$$

$$R_{Series}(SOC) = 0.1562e^{-24.37 \times SOC} + 0.07446 \quad (3)$$

$$R_{Transient\_S}(SOC) = 0.3208e^{-29.14 \times SOC} + 0.04669 \quad (4)$$

$$C_{Transient\_S}(SOC) = -752.9e^{-13.51 \times SOC} + 703.6 \quad (5)$$

$$R_{Transient\_L}(SOC) = 6.6038e^{-155.2 \times SOC} + 0.04984 \quad (6)$$

$$C_{Transient\_L}(SOC) = -6056e^{-27.12 \times SOC} + 4475 \quad (7)$$

Application of this model to observe effects of DVFS in a typical battery powered system has been demonstrated by [17, 18].

### 3 Instruction Slowdown (ISD)

Consider a processor built in certain semiconductor technology. If we reduce the supply voltage  $V$ , the critical path delay will increase and hence the maximum clock frequency  $f$  will have to be decreased. This will reduce the dynamic power in proportion to  $V^2 f$ . Static power will also decrease as  $V^2$ . However, a measure of energy a computing task will use is the total energy per cycle (EPC), consisting of dynamic EPC and static EPC. Dynamic EPC is proportional to  $V^2$  and static EPC is proportional to  $V^2/f$ . We notice that dynamic EPC always reduces with voltage scale down. However, static EPC is proportional to  $1/f$ , which will increase rapidly as  $V$  approaches close to the threshold voltage.

For a given technology (i.e., given threshold voltage), there is an optimum supply voltage and a corresponding clock frequency that minimize the total EPC. Any further power reduction by voltage scaling beyond this optimum value will incur an increase in the total EPC, although power will reduce. As the supply voltage gets closer to the threshold voltage, the performance also becomes sensitive to process variation that is common in nanoscale technologies. In practice, therefore, the supply voltage has a lower bound. If further power reduction is required, say, due to battery characteristics, thermal factors or other operational considerations, then clock frequency alone would have to be reduced. This will reduce power but increase energy per cycle (EPC). Dynamic voltage control within a clock period [35] can reduce the EPC but as pointed out earlier, requires complex control circuitry.

We assume a situation where voltage is at its lowest permissible limit and power must be reduced. Traditionally, we would slowdown the clock and let EPC increase. This will be a performance-power tradeoff that involves an essential energy penalty. We explore an alternative solution in which clock is not slowed down but performance is traded off, similar to clock slowdown, for power reduction while energy penalty is reduced, especially for high leakage technologies.

The operation of a processor can be slowed down for power reduction by inserting non-functional cycles while the clock frequency is maintained. This is similar to inserting an instruction we call SLOP (slowdown for

low power) [19, 31]. Although it is described as a purely hardware induced operation, SLOP can be included in the software instruction set. We define:

$$n = \text{processor slowdown factor} \quad (8)$$

$$f = \text{rated clock frequency in Hz} \quad (9)$$

$$P_d = \text{dynamic power with rated clock} \quad (10)$$

$$P_s = \text{static power with rated clock} \quad (11)$$

$$k = P_s/P_d = \text{static power ratio} \quad (12)$$

$$T = \text{time duration of a computing task} \quad (13)$$

In a typical implementation, a power management unit (PMU) monitors the system and, if necessary, determines an appropriate slowdown factor ( $n$ ), which is supplied to the control. The control then inserts the required number of SLOPs in the pipeline. The factor  $n$  is assumed to be an integer here but, in general, can be any number that determines the percentage of SLOPs to inserted in the instruction stream. Hardware execution of SLOP resembles a conventional NOP, stall or bubble [24] with a few differences. First, its execution in a pipeline requires no “fetch” because the control generates it locally. Second, the control generates low power mode signals for various hardware units. We define a SLOP power factor:

$$\beta = \frac{\text{power consumed by SLOP}}{\text{average power consumed by non NOP instruction}} \quad (14)$$

where  $0 \leq \beta \leq 1$ . For a slowdown factor  $n$ , we insert  $n-1$  SLOPs after each instruction. Consider a period of 1 second, containing  $f$  clock cycles. The energy consumed during a regular instruction (assumed to be non-NOP) cycle is  $P_d(1+k)/f$  and that during a SLOP cycle is  $\beta P_d(1+k)/f$ . Of those  $f$  cycles,  $f/n$  are regular instruction cycles and  $(n-1)f/n$  are SLOP cycles. Thus, total power consumption, or energy dissipated per second, is obtained as,

$$\begin{aligned} P_{ISD}(n) &= \frac{P_d(1+k)}{f} \times \frac{f}{n} + \frac{\beta P_d(1+k)}{f} \times \frac{(n-1)f}{n} \\ &= P_d(1+k) \times \frac{\beta n - \beta + 1}{n} \end{aligned} \quad (15)$$

Now a computing task of original duration  $T$  will require  $nT$  time for its duration. The energy dissipation is obtained as,


$$\begin{aligned} E_{ISD}(n, nT) &= P_{ISD}(n) \times nT \\ &= P_d(1+k) \times (\beta n - \beta + 1)T \end{aligned} \quad (16)$$

We find the power and energy ratios as follows:

$$P_{ISDratio} = \frac{P_{ISD}(n)}{P_{ISD}(1)} = \frac{\beta n - \beta + 1}{n} \quad (17)$$

$$E_{ISDratio} = \frac{E_{ISD}(n, nT)}{E_{ISD}(1, T)} = \beta n - \beta + 1 \quad (18)$$

These power and energy ratios as functions of slowdown factor  $n$  are shown in Figure 2. Ratios below 1 indicate both power reduction and energy reduction. Notice that power (solid line) is always reduced. More reduction is



**Figure 2.** Instruction slowdown (ISD) power and battery lifetime ratios.

achieved for higher leakage ( $\beta = 0.1$ ) technology. Energy ratio increases indicating that higher energy is being consumed as slowdown factor increases. However, since the power is reducing, the current drawn from the battery is reducing and hence the battery efficiency is increasing. This actually enables batteries to provide more energy and hence the increase in the energy balances out. In fact, for certain slowdown factors the surplus of available energy (due to higher battery efficiency) exceeds the excess energy spent and hence we gain in terms of battery lifetime.

## 4 SLOP in Hardware

Let us use a 32-bit MIPS pipelined processor for evaluation of the ISD and CSD methods. It has a conventional five-stage pipeline containing the fetch (IF), decode (ID), execute (EX), memory (DM) and write-back (WB) stages [24]. It also contains hazard and forwarding units. We obtained an available VHDL model [2] and synthesized using Mentor Graphics Leonardo Spectrum. This provided us a gate-level model for power analysis.

Various blocks of the processor were extracted as transistor-level netlists using Mentor Graphics Design Architect. Each block was simulated in HSPICE for 1,000 random input vectors with 10ns clock period ( $f = 100\text{MHz}$ ) to determine the average per cycle dynamic and static energy dissipation. This evaluation was repeated for five CMOS technologies, 180nm, 90nm, 65nm, 45nm and 32 nm, using the predictive technology models (PTM) [1, 4, 36]. The simulation assumed  $90^\circ\text{C}$  temperature. A sample result for 32nm is shown in Table 1. The last three columns of this table are discussed later. Communication buses are not considered separately because all drivers and buffers are included as parts of other hardware.

We wrote a MIPS program that multiplies hexadecimal integers FFFF and 0004 by repeated additions. Our processor has separately addressable instruction (IM) and data (DM) memories. Initially,  $DM(2) = \text{FFFF}$ ,  $DM(3) = 4$ ,  $DM(4) = 1$ . Final result is  $DM(5) = 0003\text{FFFC}$ . The MIPS code is given in Figure 3.

This program completes in 34 cycles. The number of times pipeline stages are activated are: 34 IF, 29 ID, 18 EX, 4 DM and 14 WB. The execution statistics of hardware stages and the instruction mix as well as the number

**Table 1.** HSPICE simulation (32nm CMOS, 90°C).

Hardware block	Energy/cycle		SLOP power		
	Dyn. nJ	Stat. nJ	Power mode	Dyn. %	Stat. %
PC	85114	17742	CG	25	100
PC+1 adder	28947	6536	PG	0	0
IM	6780	3209	Drowsy	25	25
Regfile	98262	192375	CG	30	100
Forwarding	31297	4090	PG	0	0
Hazard	25421	3744	PG	0	0
Controller	14338	2973	None	100	100
32-b ALU	263815	22346	PG	0	0
32-b comp	39710	5695	PG	0	0
DM	64343	50699	Drowsy	25	25
3-1 mux	392374	56299	PG	0	0
2-1 mux	204456	44106	PG	0	0
BrnchAddrCal	181878	13680	PG	0	0
IF/ID reg	156027	32048	CG	50	100
ID/EX reg	213447	58412	CG	50	100
EX/DM reg	131033	34324	CG	50	100
DM/WB reg	127885	33481	CG	50	100
ForwDM/WB	5820	1009	PG	0	0

```

0000 LW $1, X:0002($0)
0001 ADD $4, $1, $0
0002 ADD $1, $0, $0
0003 LW $3, X:0004($0)
0004 LW $2, X:0003($0)
0005 BEQ $2, $0, X:0003
0006 SUB $2, $2, $3
0007 ADD $1, $1, $4
0008 J X:0000005
0009 SW $1, X:0004($3)
000A #J X:000000A(HALT)

```

**Figure 3.** MIPS program used for power estimation.

of cycles can be easily changed by varying the parameters in the program. It was assembled by hand and the gate-level model was simulated using Mentor Graphics ModelSim. The final result was verified. For power, active blocks in a pipeline stage were identified. Total energy of the pipeline stage was computed by adding the dynamic and static energies of its active blocks. After characterizing each pipeline stage for its energy, the total energy of the program was computed by adding energies of pipeline stages as per the numbers obtained above. The dynamic energy was added up for active stages while the static energy was added up for all blocks for 34 cycles, using the technology-specific data (e.g., Table 1 for 32nm). The ratio of total static energy to dynamic energy for each technology gives the respective value of the leakage factor  $k$  shown in Table 2.

Table 1 quantitatively shows how power was reduced by clock gating (CG), power gating (PG) and drowsy memories. Power gating (PG) focuses on leakage. Circuit level approaches for leakage reduction include body bias control [7], dual threshold domino logic [6, 14], input vector control [13] and power gating [10, 15, 27]. We adopt power gating for combinational blocks. It is assumed that the supply line will be gated by pull-up or a pull-down

**Table 2.** Leakage factor ( $k$ ) and SLOP power factor ( $\beta$ ).

Technology	Leakage factor $k$	SLOP power factor $\beta$
180nm	0.097	0.265081
90nm	0.124	0.23699
65nm	0.268	0.212003
45nm	0.353	0.183881
32nm	0.413	0.159012

devices that will be put in the cutoff mode during SLOP cycles. This will almost completely eliminate both static and dynamic power during those cycles [9]. We must, however, realize that power gating at clock cycle level represents a design challenge. Studies [7, 32] show that improvements will be needed both in the speed and energy cost of power control.

Drowsy mode for caches: The dynamic and leakage power consumed by instruction and data caches is a sizable portion of total power consumed by the processor. During SLOP cycles, the memory cells are put into low voltage “drowsy mode”, which can allow up to 75% of energy reduction with no more than 1% of performance overhead [8]. In addition, decoder and sense amplifier can be power gated. Another technique identifies an application’s cache requirements dynamically, and uses a circuit-level mechanism, “*gated-Vdd*”, to gate the supply voltage to the SRAM cells of the cache’s unused sections to reduce leakage [27].

Clock gating (CG) is applied to registers. Their power is not gated because the state must be preserved. A significant fraction of the dynamic power in a processors is consumed by the clock network and flip-flops. The clock buffers can consume 50% or more of total dynamic power [15, 34]. Clock gating turns off the clocks when they are not required or stop them from feeding to the components which are not being used. Results show that up to 43% power saving can be achieved with a possible 20% reduction in area when clock gating replaces the state-retention feedback logic of flip-flops [26]. The clock gating employed in the register file with high switching activity of about 0.25 shows that power saving of about 70% can be achieved [23].


The data in the last two columns of Table 1 is based on cited references. To compute the SLOP power factor ( $\beta$ ) we first weight columns 2 and 3 by columns 5 and 6, respectively. The dynamic and static power of a SLOP cycle is then calculated in a similar way as described before for a regular instruction. The ratio of the power of SLOP cycle to that of the regular instruction cycle is  $\beta$  given in Table 2.

## 5 Results

We simulated a representative case of ISD for 32 nm and found load currents for different slowdown factors. These currents were applied to a 800mAHr battery model [5] mentioned in subsection 2.2. Because with a slowdown factor  $n$ , it takes  $n$  clock cycles to complete the computation that would otherwise be done in a single cycle, we define *ideal lifetime* as,

$$Ideal\ Lifetime(n) = \frac{Ahr\ rating}{n \times Load\ Current\ in\ Amperes} \quad (19)$$

Figure 4 shows power ratio, energy ratio and ideal battery lifetime ratio,  $L_{ratio} = ideal\ lifetime(n)/ideal\ lifetime(1)$ , against slowdown factor  $n$ .



**Figure 4.** Power ratio, energy ratio and ideal battery lifetime ratio plotted against slow down factor ( $n$ ) for ISD in 32nm.

From this graph, it is clear that with increasing slowdown factor, power reduces, energy increases and ideal battery lifetime also reduces due to increase in energy. Ideal battery, however, does not consider the increase in efficiency of the battery due to reduced power (and hence the current drawn from the battery). When the ideal battery was replaced with a practical battery as represented by the model of section 2.2, we see different results as shown in Figure 5. We observe that the lifetime saving achieved through ISD exceeds the task completion time for slowdown factors of 2, 3 and 4 with peak saving of over 20% at slowdown factor of 3. This indicates that for these cases, we gain in terms of battery lifetime with slowdown.


## 6 Conclusion

The method of instruction slowdown (ISD) has advantages in power saving for high leakage technologies. We suggest combining the slowdown methods with overall supply voltage scaling. Voltage reduction will save dynamic and static power as well as energy. ISD will additionally eliminate hazards progressively as  $n$  increases. SLOP is presented purely as an internal mechanism supported by power management and control hardware. Its inclusion in the instruction set will allow compilers to explore creative ways to use the power management hardware. Implementations of ISD in processors that fetch multiple instructions have also been proposed [11, 12].

*Acknowledgment:* This work was supported in parts by grants from Intel Corporation and NEC Corporation.

## References

- [1] <http://www.eas.asu.edu/ptm>.
- [2] A. Arthurs and L. Ngo, "Analysis of the MIPS 32-Bit, Pipelined Processor Using Synthesized VHDL," Technical report, University of Arkansas, Department of Computer Science and Engineering. [www.csce.uark.edu/~ajarthu/papers/mips\\_vhdl.pdf](http://www.csce.uark.edu/~ajarthu/papers/mips_vhdl.pdf).
- [3] I. Buchmann, *Batteries in a Portable World: A Handbook on Rechargeable Batteries for Non-Engineers*. Richmond, British Columbia: Cedex Electronics, Inc., second edition, 2001.



**Figure 5.** Circuit energy, battery lifetime and task completion time plotted against slowdown factor for ISD in 32nm and 800mAHr battery.

- [4] Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design," in *Proc. Custom Integrated Circuits Conf.*, 2000, pp. 201–204.
- [5] M. Chen and G. A. Rincon-Mora, "Accurate Electrical Battery Model Capable of Predicting Runtime and I-V Performance," *IEEE Trans. Energy Conversion*, vol. 21, no. 2, pp. 504–511, June 2006.
- [6] S. Dropscho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman, "Managing Static Leakage Energy in Microprocessor Functional Units," in *Proc. 35th Annual Int. Symp. Microarchitecture*, 2002, pp. 321–332.
- [7] D. Duarte, Y. F. Tsai, N. Vijaykrishnan, and M. J. Irwin, "Evaluating Run-Time Techniques for Leakage Power Reduction," in *Proc. 15th International Conf. VLSI Design*, 2002.
- [8] K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy Caches: Simple Techniques for Reducing Leakage Power," in *Proc. International Symposium on Computer Architecture*, 2002, pp. 148–157.
- [9] J. Frenkil and S. Venkatraman, "Power Gating Design Automation," in D. Chinnery and K. Keutzer, editors, *Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low-Power Design*, chapter 10, pp. 251–280, Springer, 2007.
- [10] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, "Microarchitectural Techniques for Power Gating of Execution Units," in *Proc. International Symp. Low Power Electronics and Design*, 2004, pp. 32–37.
- [11] L. L. Hurd, "Power Reduction for Multiple-Instruction-Word Processors with Proxy NOP Instructions." U.S. Patent 6535984. March 18, 2003.
- [12] L. L. Hurd, "Power Saving by Disabling Memory Block Access for Aligned NOP Slots During Fetch of Multiple Instruction Words." U.S. Patent 6442701. August 27, 2002.
- [13] M. C. Johnson, D. Somasekhar, L.-Y. Chiou, and K. Roy, "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS," *IEEE Trans. Very Large Scale Integration (VLSI) Systems*, vol. 10, no. 1, pp. 1–5, Feb. 2002.
- [14] J. T. Kao and A. P. Chandrakasan, "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," *IEEE Journal of Solid-State Circuits*, vol. 35, no. 7, pp. 1009–1018, July 2000.
- [15] M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, *Low Power Methodology Manual for System On Chip Design*. Boston: Springer, 2008.
- [16] M. Kulkarni, "Energy Source Lifetime Optimization for a Digital System through Power Management," Master's thesis, Auburn University, ECE Dept., Dec. 2010.

- [17] M. Kulkarni and V. D. Agrawal, "Matching Power Source to Electronic System: A Tutorial on Battery Simulation," in *Proc. 14th VLSI Design and Test Symp.*, July 2010.
- [18] M. Kulkarni and V. D. Agrawal, "Energy Source Lifetime Optimization for a Digital System through Power Management," in *Proc. 43rd IEEE Southeastern Symp. System Theory*, Mar. 2011, pp. 75–80.
- [19] M. Kulkarni, K. Sheth, and V. D. Agrawal, "Architectural Power Management for High Leakage Technologies," in *Proc. 43rd IEEE Southeastern Symp. System Theory*, Mar. 2011, pp. 69–74.
- [20] V. Kursun and E. G. Friedman, *Multi-Voltage CMOS Circuit Design*. John Wiley & Sons, 2006.
- [21] K. Lahiri, S. Dey, D. Panigrahi, and A. Raghunathan, "Battery-Driven System Design: A New Frontier in Low Power Design," in *Proc. Asia South Pacific Design Automation Conf. and 15th Int. Conf. VLSI Design*, Jan. 2002, p. 261.
- [22] T. L. Martin, *Balancing Batteries, Power and Performance: System Issues in CPU Speed-Setting for Mobile Computing*. PhD thesis, Carnegie Mellon University, ECE Dept., 1999.
- [23] M. Mueller, A. Wortmann, S. Simon, M. Kugel, and T. Schoenauer, "The Impact of Clock Gating Schemes on the Power Dissipation of Synthesizable Register Files," in *Proc. International Symp. Circuits and Systems*, volume 2, 2004, pp. 609–612.
- [24] D. A. Patterson and J. L. Hennessy, *Computer Organization and Design: The Hardware/Software Interface, Fourth Edition*. Morgan Kaufmann, 2009.
- [25] M. Pedram and Q. Wu, "Design Considerations for Battery-Powered Electronics," in *Proc. 36th Design Automation Conf.*, June 1999, pp. 861–866.
- [26] K. C. Pokhrel, "Physical and Silicon Measures of Low Power Clock Gating Success: An Apple to Apple Case Study." Synopsys Users Group (SNUG), 2007.
- [27] M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," in *Proc. Int. Symp. Low Power Electronics and Design*, 2000, pp. 90–95.
- [28] J. Rabaey, *Low Power Design Essentials*. Springer, 2009.
- [29] D. Rakhmatov, S. Vrudhula, and C. Chakrabarti, "Battery-Conscious Task Sequencing for Portable Devices Including Voltage/Clock Scaling," in *Proc. 39th Design Automation Conf.*, 2002, pp. 189–194.
- [30] D. N. Rakhmatov and S. B. K. Vrudhula, "An Analytical High-Level Battery Model for Use in Energy Management of Portable Electronic Systems," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, 2001, pp. 488–493.
- [31] K. Sheth, "A Hardware-Software Processor Architecture using Pipeline Stalls for Leakage Power Management," Master's thesis, Auburn University, ECE Department, Dec. 2008.
- [32] J. W. Tschanz, S. G. Narendra, Y. Ye, B. A. Bloechel, S. Borkar, and V. De, "Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors," *IEEE Jour. Solid-State Circuits*, vol. 38, no. 11, pp. 1838–1845, Nov. 2003.
- [33] M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," in *Proc. OS Design and Implementation*, 1994.
- [34] K.-S. Yeo and K. Roy, *Low-Voltage, Low-Power VLSI Subsystems*. McGraw-Hill, 2005.
- [35] B. Yu and M. L. Bushnell, "A Novel Dynamic Power Cut-off Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits," in *Proc. Int. Symp. Low Power Electronics and Design*, 2006, pp. 214–219.
- [36] W. Zhao and Y. Cao, "New Generation of Predictive Technology Model for Sub-45nm Early Design Exploration," *IEEE Transactions on Electron Devices*, vol. 53, pp. 2816–2823, Nov. 2006.