List of Publications

Vishwani D. Agrawal

October 24, 2020


[169] P. R. Sureshkumar, J. Jacob, M. K. Srinivas, and V. D. Agrawal, “FAS- 
SAD: Fault simulation with sensitivities and depth-first propagation,” in 

[170] S. Bose, P. Agrawal, and V. D. Agrawal, “Path delay fault simulation of 
1993.

reject ratio based on fault latency,” IEEE Trans. VLSI Systems, vol. 1, 

chitecture for interconnected finite state machines,” in Proc. 7th Interna-

[173] R. M. Chou, K. K. Saluja, and V. D. Agrawal, “Power constraint schedul-
ing of tests,” in Proc. 7th International Conference VLSI Design, pp. 271– 

proved deductive fault simulator,” in Proc. 7th International Conference 

[175] E. G. Ulrich, V. D. Agrawal, and J. H. Arabian, Concurrent and Compar-
1994.

tion and design for testability,” J. Electronic Testing: Theory and Applic., 

[177] T. J. Chakraborty and V. D. Agrawal, “Delay independent initialization of 
sequential circuits,” in Proc. 4th Great Lakes Symp. VLSI Design, pp. 228– 

estimation by test vector sampling,” in Proc. 12th IEEE VLSI Test Symp., 

[179] V. D. Agrawal, “A tale of two designs: the cheapest and the most eco-
May 1994.

[180] K. Heragu, M. L. Bushnell, and V. D. Agrawal, “An efficient path de-
lay fault coverage estimator,” in Proc. 31st Design Automation Conf., 

[181] S. T. Chakradhar, A. Balakrishnan, and V. D. Agrawal, “An exact algo-
rithm for selecting partial scan flip-flops,” in Proc. 31st Design Automation 


21


gates to maximize input delay variability,” *Journal of Low Power Elec-

[297] V. D. Agrawal, S. Bose, and V. Gangaram, “Upper bounding fault cov-
erage by structural analysis and signal monitoring,” in *Proc. 24th IEEE

tors for gate-level fault coverage tests,” in *Proc. 10th VLSI Design & Test

VLSI circuits,” in *Proc. Int. Symp. on Low Power Electronics and Design

functional input sequences,” in *Proc. Int. Test Conf.*, pp. 19.3.1–19.3.10,

stuck-at faults,” in *Proc. 15th IEEE Asian Test Symp. (ATS06)*, pp. 83–88,
Nov. 2006.

[302] Y. Lu and V. D. Agrawal, “CMOS leakage and glitch minimization for
power-performance tradeoff,” *Journal of Low Power Electronics*, vol. 2,

for submicron process variation,” in *Proc. 20th International Conf. VLSI

[304] N. Yogi and V. D. Agrawal, “Spectral RTL test generation for micro-
processors,” in *Proc. 20th International Conf. VLSI Design*, pp. 473–478,

for minimizing $N$-detect tests,” in *Proc. 20th International Conf. VLSI

[306] N. Yogi and V. D. Agrawal, “Transition delay fault testing of micropro-
cessors by spectral method,” in *Proc. 39th Southeastern Symp. on System


automation: The fault collapsing problem,” in *Proc. 11th VLSI Design &


