List of Publications

Vishwani D. Agrawal

December 25, 2019


2


in an implication graph to identify logic redundancies,” in Proc. 18th

fault collapsing for multiple output circuits,” in Proc. Design, Automation

waveform power estimation,” in Proc. 15th IEEE Great Lakes Symp. on

test pattern generation for acyclic sequential circuits,” IEEE Trans. CAD,

[287] S. Uppalapati, M. L. Bushnell, and V. D. Agrawal, “Glitch-free design of
low power asics using customized resistive feedthrough cells,” in Proc. 9th

scan flip-flop design,” in Proc. 9th VLSI Design & Test Symp. (VDAT’05),


CMOS logic design for low dynamic power circuits,” in Proc. Power and
Timing Modeling, Optimization and Simulation Workshop (PATMOS’05),

[291] Y. Lu and V. D. Agrawal, “Leakage and dynamic glitch power minimiza-
tion using integer linear programming for Vth assignment and path balanc-

estimation with selective supergate analysis,” in Proc. IEEE International

architecture to reduce hardware overhead,” in Proc. International Test


imal N-detection tests,” in Proc. 19th International Conf. VLSI Design,
gates to maximize input delay variability,” Journal of Low Power Elec-

[297] V. D. Agrawal, S. Bose, and V. Gangaram, “Upper bounding fault cov-
erage by structural analysis and signal monitoring,” in Proc. 24th IEEE

tors for gate-level fault coverage tests,” in Proc. 10th VLSI Design & Test

vlsi circuits,” in Proc. Int. Symp. on Low Power Electronics and Design

functional input sequences,” in Proc. Int. Test Conf., pp. 19.3.1–19.3.10,

stuck-at faults,” in Proc. 15th IEEE Asian Test Symp. (ATS06), pp. 83–

[302] Y. Lu and V. D. Agrawal, “CMOS leakage and glitch minimization for
power-performance tradeoff,” Journal of Low Power Electronics, vol. 2,

for submicron process variation,” in Proc. 20th International Conf. VLSI

[304] N. Yogi and V. D. Agrawal, “Spectral RTL test generation for micro-
processors,” in Proc. 20th International Conf. VLSI Design, pp. 473–478,

for minimizing N-detect tests,” in Proc. 20th International Conf. VLSI

[306] N. Yogi and V. D. Agrawal, “Transition delay fault testing of micropro-
cessors by spectral method,” in Proc. 39th Southeastern Symp. on System


automation: The fault collapsing problem,” in Proc. 11th VLSI Design &


