

# **CIRCULAR BUILT-IN SELF-TEST**

By

**Sudheer Vemula**

Electrical and Computer Engineering Dept.  
Auburn University  
(Class Project for VLSI Testing ELEC 7250)

**ABSTRACT:** - A program to implement Circular BIST for any circuit described in Auburn Simulation Language (ASL) has been developed. Circular BIST has been implemented for the circuit S5378 and the fault simulation results have been analyzed. The code is written in 'C'- Language and ASL tools have been used to convert the circuit net list from HITEC to ASL. Fault simulation is performed using Auburn University Simulator (AUSIM).


**INTRODUCTION:-**

The basic idea of BIST is to make the circuit test itself. The difficulty to test the VLSI chips has been increasing continuously. The number of I/O pins for most VLSI devices has increased by an order of magnitude where as the number of transistors has increased by four orders of magnitude. In-circuit testing of most circuits became infeasible because of the introduction of the surface mounted components, where the components are placed on both sides of the Printed Circuit Board (PCB). The cost of the test equipment is increasing as they are required to handle larger no. of I/O pins, higher operating frequencies, and are required to generate larger sets of test vectors. All the above mentioned difficulties can be minimized by the implementation of BIST in the circuits.

In order to implement BIST we need to include extra circuitry. The extra circuitry consists of Test Pattern Generator (TPG), to generate the test patterns, the Output Response Analyzer (ORA), to compact the test results and the Test controller to control the test.

**BASIC BIST ARCHITECTURES:-**

Built-in Logic Block Observer (BILBO) was the first BIST approach that was proposed and was widely used. Its architecture is as shown in the fig.1. This BIST structure was implemented by converting the normal flip-flops in BILBO flip-flops. The BILBO structure is used both as a TPG and ORA. This can be operated in four modes of operation as given in table 1.




**Fig. 1 Built-in Logic Block Observer**

B2	B1	Mode of Operation
0	0	Shift (scan) mode
0	1	MISR (BIST) mode
1	0	Initialization Mode
1	1	System mode

**Table 1. Modes of operation of BILBO**


The application and operation of BILBO is shown in fig. 2. BILBO is a test-per-clock BIST architecture.



**Fig. 2 Simple BILBO application to a CUT**


This approach has been modified into a test per clock Circular BIST approach by connecting all the flip-flops in the form of a circular chain and operating the flip-flops in the BIST mode. And the basic flip-flop architecture has been slightly modified from the initial one.

Three different circular BIST approaches have been proposed. They are Circular Self-Test path (CSTP), Simultaneous Self-Test (SST) and Circular BIST.




B0	$X_i$	Mode
0	$D_i$	System
1	$D_i \oplus Q_{i-1}$	BIST

**(a) CSTP flip-flop and modes of operation**



Scan Mode	B0	$X_i$	Mode
0	0	0	Initialization
0	1	$D_i$	System
1	0	$Q_{i-1}$	Shift(Scan)

**(b) SST flip-flop and modes of operation**



(c) Circular BIST flip-flop and modes of operation

Fig 3. Comparison of circular BIST flip-flops

The basic idea of all these approaches is to partition the circuit into flip-flops and combinational logic and the flip-flops are augmented with additional logic to operate in BIST mode to test the circuit.

The circular BIST approach forms a large Multiple Input Signature Register (MISR) structure connecting all the flip-flops in the circuit. The output of the MISR for the current cycle will be applied as the input for the next cycle. As we are using an MISR the output responses are also being compacted simultaneously. The circular feed back path is equivalent to a characteristic polynomial  $P(x) = x^n + 1$ , where 'n' is the number of flip-flops.

**AREA OVERHEAD DUE TO FLIP-FLOPS:-**

The area over head for CSTP flip-flop is an ex-or gate and a multiplexer. It has an overhead of 7 gates, if we assume a 2-to-1 multiplexer is made up of 3 elementary logic gates and an ex-or with 4 gates. The main disadvantage is that it does not have scan mode. The area overhead for SST flip-flop is 9 gates and for Circular BIST flip-flop is 6 gates. The circular BIST approach has the lowest area overhead and it has 4 possible modes of operation including scan and initialization mode.

**MY WORK:-**

The Circular BIST approach has been used, for implementing the circular BIST for s5378, as it has the lowest area and highest flexibility (not required for this project). All the flip-flops, outputs and inputs of the circuit have been replaced by the circular BIST flip-flop shown in fig. 3c. .

**PROCEDURE TO IMPLEMENT CIRCULAR BIST:-**

- 1) The file in 'bench' format has to be converted in to ASL file. This is done using the tools provide by Dr. Stroud, the command is  
 $\sim$ strouce/bin/isc2asl name.bench, name.asl file is created.

- 2) Circular BIST can be implemented by executing the provided program. This can be done using the commands  
`cc name.c` , An executable `a.out` is created, then the command  
`a.out name.asl cbistname.asl` (`name.asl` is the input ASL file and `cbistname.asl` is the output ASL file with the Circular BIST inserted).
- 3) After the Circular BIST has been implemented, fault coverage by implementing the Circular BIST has to be calculated. Fault coverage can be calculated by using fault simulation.

Procedure to perform Fault Simulation using ASL:-

- a) The vector file (`cbistname.vec`) has to be created with the no. of inputs + 2. The two additional inputs are the control lines to control the operation of the circuit. The no. of vectors decide the no. of cycle for which the circuit has to be run in BIST mode.
- b) The control file (`cbistname.cnt`) has to be created. This file contains the commands to generate fault list and perform the logic and fault simulation. (Once the fault simulation has been done, we can find the fault profile).

#### **EFFICIENCY OR COVERAGE :-**

As the circuit is a sequential circuit, the test generation is difficult when compared to the combinational circuit. So, the vectors produced by HITEC do not give good enough fault coverage because of the difficulty in controlling the state of the flip flops.

#### **ADVANTAGES:-**

The testing is performed by the BIST circuitry at the system clock frequency; this helps in the detection of delay faults also.

#### **POSSIBLE IMPROVEMENTS:-**

Once full circular BIST has been implemented, the program can be modified to implement partial circular BIST. By implementing partial circular BIST, we can remove the BIST flip-flops in the critical paths and reduce the delay overhead.

#### **CONCLUSION:-**

Circular BIST gives better fault coverage for this circuit than the fault coverage with vectors produced by HITEC. The fault coverage is not too high when the circuit is operated for 10,000 cycles in BIST mode. From the fault profile, we can notice that the first 250 vectors (500 cycles) detect around 2900 faults where as the next 9,750 vectors detected only 500 faults. Because we cannot apply deterministic vectors as inputs, we cannot achieve the required fault coverage within limited no. of clock cycles. Hard to detect faults take more amount of test time, this is one of the main problems associated with BIST. The fault coverage can be improved and the test time can be reduced if we use the scan mode of operation in between BIST cycles.

**RESULTS:-**

The fault coverage of HITEC can't be compared with that produced by ASL because they use different algorithms for collapsing the faults. The fault lists provided by the two do not match. The fault coverage statistics of HITEC are presented just for comparison. There are separate tests to test the scan chain, so the faults present in the scan chain are removed when the fault simulation is performed with circular BIST included.

Fault Coverage achieved using HITEC:-

Total No. of faults present: 4603

No. of faults detected: 3146

No. Undetected Faults: 1379

No. of Potentially Detected Faults: 78

No. of redundant faults: 166

No. of aborted faults: 1291

Coverage: 0.6385

No. of vectors generated by HITEC: 894

Fault Coverage achieved when Circular BIST was implemented and the circuit was executed for 10,000 Clock cycles (Excluding faults in BIST flip-flops):-

No. of collapsed faults: 3905

No. of faults detected: 3409

No. of undetected faults: 496

Fault coverage: 0.87

**Fault Profile:-**

Vecnum – Vector Number, Each vector is counted twice so that it is applied for both the low and high states of the clock

Numflts – No. of faults

Cumm – Cumulative number of faults

Fault detection	24	93	1445	48	22	1939		
distribution	26	84	1529	50	13	1952		
vecnum numflts cumm	28	63	1592	52	24	1976		
6	356	356	30	64	1656	54	17	1993
8	163	519	32	39	1695	56	18	2011
10	243	762	34	38	1733	58	23	2034
12	121	883	36	36	1769	60	10	2044
14	103	986	38	34	1803	62	9	2053
16	90	1076	40	22	1825	64	5	2058
18	96	1172	42	27	1852	66	8	2066
20	86	1258	44	20	1872	68	32	2098
22	94	1352	46	45	1917			
70	7	2105						

72	54	2159	184	51	2656	504	4	2935
74	23	2182	188	2	2658	506	2	2937
76	38	2220	190	1	2659	510	1	2938
78	13	2233	192	3	2662	522	3	2941
80	30	2263	198	7	2669	542	1	2942
82	9	2272	200	1	2670	562	1	2943
84	14	2286	202	4	2674	584	2	2945
86	3	2289	206	2	2676	586	1	2946
88	48	2337	230	15	2691	596	1	2947
90	5	2342	234	2	2693	614	4	2951
92	14	2356	236	4	2697	634	2	2953
94	9	2365	242	25	2722	652	3	2956
96	16	2381	244	2	2724	654	1	2957
98	12	2393	248	1	2725	662	1	2958
102	4	2397	250	2	2727	668	1	2959
104	5	2402	256	1	2728	670	5	2964
106	12	2414	258	1	2729	678	1	2965
108	5	2419	262	1	2730	696	3	2968
110	6	2425	284	1	2731	702	2	2970
112	5	2430	310	2	2733	704	6	2976
114	3	2433	316	2	2735	706	10	2986
116	22	2455	318	2	2737	708	7	2993
118	6	2461	328	1	2738	710	1	2994
120	2	2463	334	12	2750	712	3	2997
122	5	2468	336	3	2753	714	5	3002
124	2	2470	338	3	2756	720	1	3003
126	1	2471	346	29	2785	768	1	3004
128	2	2473	360	9	2794	800	1	3005
130	6	2479	370	1	2795	802	8	3013
134	5	2484	382	1	2796	822	8	3021
138	2	2486	392	8	2804	824	2	3023
140	3	2489	396	1	2805	826	3	3026
144	3	2492	398	27	2832	830	1	3027
146	9	2501	400	18	2850	832	3	3030
150	5	2506	410	1	2851	836	4	3034
152	1	2507	426	1	2852	852	2	3036
154	1	2508	428	17	2869	894	1	3037
156	2	2510	430	43	2912	912	4	3041
162	1	2511	438	1	2913	914	1	3042
164	1	2512	444	9	2922	920	2	3044
166	8	2520	452	3	2925	948	2	3046
170	2	2522	456	1	2926	950	1	3047
174	2	2524	468	1	2927	952	1	3048
180	52	2576	478	1	2928	992	2	3050
182	29	2605	496	1	2929	994	9	3059
182	29	2605	500	2	2931	996	3	3062

1008	1	3063	1756	1	3186	3368	1	3267
1016	2	3065	1764	1	3187	3402	2	3269
1028	3	3068	1856	2	3189	3532	5	3274
1030	1	3069	1900	1	3190	3556	4	3278
1034	2	3071	1998	3	3193	3562	1	3279
1048	1	3072	2072	1	3194	3594	2	3281
1058	1	3073	2078	1	3195	3810	4	3285
1060	1	3074	2082	3	3198	3974	2	3287
1084	1	3075	2086	1	3199	4072	2	3289
1096	5	3080	2090	4	3203	4140	2	3291
1102	2	3082	2108	1	3204	4168	10	3301
1116	1	3083	2134	1	3205	4426	1	3302
1120	3	3086	2144	2	3207	4430	1	3303
1122	2	3088	2154	4	3211	4450	1	3304
1134	1	3089	2186	1	3212	4476	2	3306
1136	2	3091	2218	2	3214	4520	1	3307
1164	2	3093	2258	1	3215	4658	5	3312
1168	1	3094	2260	2	3217	4662	4	3316
1174	1	3095	2318	2	3219	4922	1	3317
1180	1	3096	2334	2	3221	4958	4	3321
1186	10	3106	2374	1	3222	4960	1	3322
1188	14	3120	2376	1	3223	5038	1	3323
1196	2	3122	2384	1	3224	5120	1	3324
1198	1	3123	2458	3	3227	5196	2	3326
1204	2	3125	2530	2	3229	5292	1	3327
1234	1	3126	2560	1	3230	5490	1	3328
1280	4	3130	2564	1	3231	5492	2	3330
1282	4	3134	2624	1	3232	5582	2	3332
1286	2	3136	2644	2	3234	5688	1	3333
1306	2	3138	2686	1	3235	5700	3	3336
1314	1	3139	2770	1	3236	5930	1	3337
1316	1	3140	2772	1	3237	5962	2	3339
1378	1	3141	2814	1	3238	6200	3	3342
1380	5	3146	2822	5	3243	6252	1	3343
1424	2	3148	2888	1	3244	6378	1	3344
1426	5	3153	2932	1	3245	6454	1	3345
1470	1	3154	3028	2	3247	6536	3	3348
1508	1	3155	3040	7	3254	6908	1	3349
1540	2	3157	3042	1	3255	7042	1	3350
1552	2	3159	3044	3	3258	7232	1	3351
1556	10	3169	3046	1	3259	7282	1	3352
1592	2	3171	3210	2	3261	7304	1	3353
1622	7	3178	3306	1	3262	7342	1	3354
1624	3	3181	3314	1	3263	7356	1	3355
1716	3	3184	3336	1	3264	7726	2	3357
1744	1	3185	3338	2	3266	7820	1	3358

7858	1	3359
7892	1	3360
7894	2	3362
8018	1	3363
8576	2	3365
9216	1	3366
9568	1	3367
9618	1	3368
9760	1	3369
9958	2	3371
11588	1	3372
11670	1	3373
12110	1	3374
12316	1	3375
12488	1	3376
12634	1	3377
12770	2	3379
12892	1	3380
13142	4	3384
13394	1	3385
13530	1	3386
13756	7	3393
13892	1	3394
13894	1	3395
14112	1	3396
14132	4	3400
14824	2	3402
16598	2	3404
16794	1	3405
18598	2	3407
19536	1	3408
19540	1	3409