- [30] H. Shvartz, "Computer-Communication Network Design and Analysis," Prentice Hall, Inc., 1977.
- (31) G. Longo, ed., "Multi-User Communication Systems (CISM Courses Loctures Series), Springer-Verlag, 1981.
- [32] W. Chou, ed., "Computer Communications, Vol. 1--Frinciples," Prentice Hall Inc., 1983.
- [33] S. C. A. Themopoules, "A Unifying State Space Approach For Hodeling, Estimation and Control of Random Access Communication Networks With and Without Collision-Resolution Algorithms," IEEE 1993 International Symposium on Information Theory, St. Jovite, Quebec, Canada, September 26-30, 1983. Also submitted for publication to the IEEE frameactions on Information Theory.

Proceed. Int. AMSE Conf. "Modelling & Simulation", Minneapolis, August 13-17, 1984, Vol. 2, p. 69-112

DIGITAL INTEGRATED CIRCUIT TRANSFERT ANALYSIS PROGRAM

| Rogdon M. WILAYLUSKI, Douglas J. AWHILION and Zbiggiter J. STASZAC

ABSTRACT

A program for transient analysis of very large digital integrated circuits, based on a CMArge Conservation principle, (CMXXX), is described. A developed relatively Simple explicit algorithm uses the unbalance of the conduction currents at each node to compute the charge stored on capacitances connected to each node.

The program is oriented on digital HDS circuits and is suitable only for transfent analysis. A variety of circuits ranging from simple inverters to ring oscillators, transmission gates and flip-flops lave been analyzed. For small-complexity bipolar circuits, the CPU time is similar to those needed for the SPICE2 circuit simulation program. However, for HDS circuits even with the increased complexity, the computing time is significantly shorter (15-100 times for a medium size MDS circuit, depending on accuracy of solution).

1. IMPRODUCTION

To improve the computing speed of CAD tools, various approaches are used, such as sparse mitrix techniques, implicit integration methods, a sparse tableau analysis method, a modified nodal analysis method, circuit decomposition or a modular approach e.g. [11,[2],[3]]. Also a waveform relaxation method [4], which takes advantage of signal latency requires a very large memory and, in the case of circuits with many feedback loops, its efficiency is rather poor. A method to compress storage data by one or two orders of magnitude has recently been published [5]:

In this paper, we describe a simple explicit method in which the computing time for HDS medium-size circuits is up to 15-100 times shorter than that required by the SPICE2 program [6], [7], the higher number being for the default values of optional parameters of SPICE2, which were used to obtain the required accuracy. SPICE2 is used here to theck the accuracy of our solutions, and as a reference only for speed comparison.

2. PRINCIPLE OF THE ALCORUTHM

At any node in the circuit consisting of nonlinear resistors, sources and capacitances, displacement current must flow if the algebraic sum of conduction currents flowing into a node is not zero. These displacement currents result from the charging of capacitances connected to the node. In general, a set of nonlinear differential equations must be solved:

where: $I_{ij}(V)$ are the conduction currents flowing into node i, $C_{ij}(v_{ij})$ are grounded (i-j), and coupled (i4j) capacitances (both $I_{ij}(v)$ and $C_{ij}(v_{ij})$ may be remainear functions of voltage), v_{ij} are voltages between nodes j and i, and R is the total number of nodes.

If it is assumed that all voltages are kizzar, the values of all conduction currents can be calculated. The net conduction current \mathbf{l}_i flowing into a made for a time interval Δt produces a charge increase $\Delta \mathbf{l}_i + \mathbf{l}_i \Delta t$ which is distributed among the capacitances connected to the node. In an integrated circuit the capacitances are nonlinear functions of node voltages of conduction currents; thus, if the node voltages are kizzar, the capacitances can be calculated. Then, a network of capacitors of kizzar capacitance can be analyzed with the previously calculated value of $\Delta \mathbf{l}_i$ at each node; from this the corresponding $\Delta \mathbf{l}_i$ at each node can be determined. For the next time interval, the node voltages are incremented by their appropriate $\Delta \mathbf{l}_i$. New \mathbf{l}_i , $\Delta \mathbf{l}_i$ and $\Delta \mathbf{l}_i$ are then contented.

The algorithm is thus implemented as follows:

1. If initial mode voltages are not incom, assume plausible values (perhaps 0) and compute the net conduction current at each node:

$$I_{1} = \frac{k}{t} I_{1j}(V) \tag{2}$$

where the sussation indicates that there are K conduction currents flowing into tesh i. But a that these may be confined functions of various node voltages. In the static case, the \mathbf{I}_1 are, of course, all zero.

7. Calculate for each mode the charge increment accumulated during At:

$${}^{\delta Q}_{1} = {}^{\xi + \delta \xi}_{1} {}^{(1)} d\tau \tag{3}$$

Since the functions (i) are generally wakesma, and only discrete values for the previous that steps were calculated, the shape of this function can be predicted using zero, first or second (... r Interpolations methods.)

with the zero order interpolation:

$$\delta Q_i = \delta C + I_i(C). \tag{4}$$

with the first order interpolation;

$$\Delta Q_{i} = \Delta L^{-3} \{1.5 \}_{i} \{1\} = 0.5 \}_{i} \{L - \Delta L\}$$
 (5)

with the second order interpolation:

$$\Delta Q_i = \Delta t + \{1.75 \ l_i(t) - l_i(t-\Delta t) + 0.25 \ l_i(t-2\Delta t)\}$$
 (6)

In the last case, values from two previous time periods must be stored in majory. For the zero-order case, very short time steps must be used to achieve the required accuracy. As a compromise, the first-order case was used in examples to be given.

3. Using an appropriate interpolation method, predict the values of all insulinear capacitances for the time tlat. For example, with the first order interpolation:

$$C(t+\Delta t) = 2 * C(t) - C(t-\Delta t)$$
 (7)

4. Compute Δv_i at each node. Since ΔQ_i are known, as are the capacitance values of all capacitors, the following set of equations representing the capacitor network must be solved:

$$C_{1} v_{1} + \prod_{j=1}^{K} C_{1,j} (v_{j} - v_{1}) = Q_{1}$$

$$C_{1} v_{j} + \prod_{j=1}^{L} C_{j,j} (v_{j} - v_{j}) = Q_{1}$$

$$C_{1} v_{H} + \prod_{j=1}^{K} C_{H_{1}} (v_{j} - v_{H}) = Q_{H}$$
(8)

where: C_1 , $C_{i,j}$ are interpolated values of promoted and complet capacitances, and δv_i , δv_j are increments of node voltages caused by the charge increment δQ_i .

Note that If there are Nondes Eq. (8) expresents a system of N linear equations. Solution of these equations is discussed in the next section.

5. Compute the new values of nod voltages.

$$v_{i}(t+\Delta t) = v_{i}(t) + \Delta v_{i}$$
(9)

In the implementation of the algorithm, the time period of interest, T, is divided into subintervals called external time steps. But a points are to be calculated at each external time step. The external time steps are divided into intervals called internal time step. An interactive procedure using the interval time steps is carried out to obtain convergence for each external time step.

3. SOLUTION OF THE CAPACITIVE HERDERS

As was discussed in step 4 of the algorithm, to compute \mathbf{v}_i a network of capacitors must be analyzed. Such a network is characterized by a entrix equation in the general form:

$$\{c^{jkl}\}$$
 $\{v^{kl}\}$ - $\{v^{0}^{kl}\}$ (10)

Since the capacitance values for a given time interval are held constant, Eq. (10) is linear. Horeover, since the capacitive network is passive, the main diagonal of the C_{101} matrix is always dominant. Therefore, a simple Gauss-Seidel iterative procedure can be applied, and convergence is guaranteed.

In many cases, the grocered capacitors are dominant, and convergence is very rapid. In examples that have been analyzed with the Gauss-Seidel procedure, convergence was typically obtained in 10 to 20 iterations when the grosseled capacitances were dominant. However, convergence is slow in cases where large capacitances between modes occur. As an example, consider the circuit of Fig. 1. In this case, the capacitances between nodes are up to 10000 times greater than the grounded capacitances, and convergence was not obtained even after 100 iterations; this is illustrated in Fig. 2.

A method producing a more rapid convergence assumes an exponential relationship for the node voltage increments:

$$\Delta v_{i}(kth) = \Delta v_{i}(k)*[1 - \exp(-h^{i}a_{i})]$$
 (11)

where: $\Delta v_i(k)$ is the voltage increment at node i for the k-th iteration, $\Delta v_i(kth)$ is the voltage increment at node i for the k-th iteration, a_i is the "attenuation constant" defined by:

$$a_i = 1/\ln(v_i(k-1)/v_i(k))$$
 (12)

Therefore, after a few steps of using the standard Gauss-Seidel Iterative procedure, new predicted values of node voltages can be computed such as the kilou-th step. Fig. 3 shows that, even for networks with large capacitances between nodes (Fig. 1), rapid convergence is obtained.

4. SIMULATION OF BUICLAR UNITGRATED CIRCUITS

Fig. 4 was analyzed. Such a saturating type of circuit has very nonlinear capacitances. The equivalent circuit for the hipolar transistors is shown in Fig. 5; functional dependences of the nonlinearities are given in Table 1.

Figure 6 shows the computed waveforms for the mode voltages for a time increment of 1 usec and total time period of 100 usec. Note that there are no differences between those figures. All computations were performed on a VAX-11/780 computer; for our algorithm the CPU time was 9.10 seconds while with SPICE2 it was 23.66 seconds. The times are not very different due to the fact that the circuit contains large highly nonlinear capacitances which are not grounded and also static characteristics of bipolar transistors are very nonlinear in nature. Thus, the explicit algorithm does not have significant advantage over the implicit method used in SPICE2. In order to secure convergence for this particular circuit, the internal time step was 12 times smaller than the external time step of lns. In other words, the maximum possible internal time increment in computing the algorithm was 0.08 usec. For larger internal time steps, convergence was not obtained.

5: SIMULATION OF HOS HATGRATED CIRCUITS

The method described herein is more suitable for simulation of HOS circuits than bipolar circuits because the nonlinearities in the former are less severe. A cascade of 7 QDS inverters shown in Fig. 8 was analyzed. The device

equivalent recuit is shown in Fig. 9, and the functional dependences of the parameters are given in Table 2. This BOS transistor model includes channel length to labation, body affect due to substrate biasing, and subthreshold conduction as well as normal and inverted operation. The model does not, bessever, include nonlinearities of the gate capacitances.

The computed mode voltages of the circuit of Fig. 5 are shown in Fig. 10; results obtained with SPICE2 are shown in Fig. 11. To significant differences are observed. For our rethod the CPU time was 1.99 seconds, while for SPICE2 it was 190.72 seconds for the default values of optional parameters [7]. Since the HDS transistor parameters are inherently not as strongly menlinear as those of bipolar transistor, an internal time step equal to the external time step (2ns) was used.

Comparison with the SPICE2 program was also performed for a cascade of 4 GDS invertors and a cascade of 9 GDS invertors. The CPU times for various circuits and computing options are summarized in Table 3.

Thus, our method is attractive for large circuits. To illustrate this property, a relatively large circuit shown in Fig. 12 was analyzed; the results are shown in Fig. 13. The CPU time for this circuit with 97 inverters (194 transistors) was only 23.04 seconds. It can, thus, be predicted that a circuit of 2000 HTS transistor circuit will require about 230 seconds of CPU time. Circuits with transmission gates, with flip-flops and ring oscillators, were also analyzed. Constally, CPU time increased propertionally with the number of circuit elements and mades of modes. Since static analysis does not proceede transient analysis, no problems with convergence occur. Our program will always give a solution if a small exact internal time step is closen.

6. OYDJUSTOI

The method we have described for the transient analysis of modificar networks of resistors, capacitors and sources requires a CPU time proportional to the circuit complexity in contrast to classical matrix methods CPU where time is projectional to \mathbb{R}^2 or rate sophisticated approaches which show dependence on \mathbb{R}^2 where n is in the range of 1.2 to 1.5.

While the Canac Seldel Iteration procedure used here has the advantage of simplicity, it is not very suitable for circuits which have large inter-node capacitances. Mosever, it should be noted that, for such cases, a significant reduction of computing time is possible.

Further reduction of CPU can be expected if means are used to take advantage of signal latency (temporary sparsity). The algorithm is so structured that it is relatively simple to code computation at inactive nodes when this is warranted.

REFIXURES

- A. E. Ruehli, G. S. Ditlow, "Circuit analysis, logic simulation, and design verification for VLSI", Proc. IEEE, vol. 71, pp. 34-48, January 1983.
- [2] G. D. Bachtel, R. K. Brayton, and F. Qustavson, "The sparse tableau approach to network analysis and design", IEEE Trans. Circuit Theory, vol. CT-18, pp. 101-113, January 1971.
- [3] C. Ho, A. E. Ruchli, P. A. Brennan, "The modified modal approach to network analysis", IEEE Trans. Circuits and Systems, vol. CAS-22, pp. 504-509, June 1975.
- [4] E. Lelarasmee, A. E. Rushli, A. L. Sanglovanni-Vincentelli, "The waveform relaxation method for time-domain analysis of large-scale integrated circuits", IFFE Trans. CAD Integrated Circuit and Systems, vol. CAD-1, pp. 131-145, July 1982.
- [5] O. A. Palusinski, M. W. Guarini, "Improving the efficiency of relocation based circuit simulated via functional linearization and polynomian representation of solutions", IEEE Conf. on IC CAD, Santa Clara, CA, September 12-15, 1983.
- [6] L. W. Magel, "SPICE2: computer program to simulate semiconductor circuits", University of California, Perkeley, ERL Memo, CRL-M520, May 1975.
- 17) A. Vladimirescu, K. Zhang, A. R. Beston, D. O. Pederson, A. Sangiovanni-Vincentelli, "SPICE Version 26 User's Guide", University of California, Berkeley; Tech. Nano, August 10, 1981.




Fig. 1. Example of capacitive effectly activated by voltage source applied to node 9 and by injected charges into nodes 1 and 2.




Fig. 2. Bode voltage increments v. for the circuit skem in Fig. 1 as a function of medier of iterations of a Gauss-Sefdel algorithm.

Fig. 3. Itse voltage increments versor the circuit shown in Fig. 1 as a function of number of iterations of a modified Gauss-Seidel algorithm.




Fig. 4 Bipolar circuit analyzed with CHACO and SPICE2 programs.






Fig. 5 - Equivalent circuit for the bipolar NPM transistor mode used in

$$\begin{aligned} &\mathbf{1}_{CF} = \mathbf{1}_{SF}^{*} \left[\exp(\mathbf{v}_{BE}/\mathbf{v}_{T}) - 1 \right] * \left(1 + \mathbf{v}_{CE}/\mathbf{v}_{F} \right) \\ &\mathbf{1}_{CR} = \mathbf{1}_{SR}^{*} \left[\exp(\mathbf{v}_{BC}/\mathbf{v}_{T}) - 1 \right] * \left(1 + \mathbf{v}_{EC}/\mathbf{v}_{F} \right) \\ &\mathbf{1}_{B} = \mathbf{1}_{CF}/\mathbf{s}_{F} + \mathbf{1}_{CR}/\mathbf{b}_{R} \\ &\mathbf{1}_{C} = \mathbf{1}_{CF} - \mathbf{1}_{CR}^{*}(\mathbf{1} + \mathbf{1}/\mathbf{s}_{R}) \\ &\mathbf{1}_{E} = \mathbf{1}_{CR} - \mathbf{1}_{CF}^{*}(\mathbf{1} + \mathbf{1}/\mathbf{s}_{F}) \\ &\mathbf{0}_{BE} = \mathbf{0}_{BEO}^{*}(\mathbf{v}_{EB} + \mathbf{v}_{B})^{-0.5} \\ &\mathbf{0}_{EC} = \mathbf{0}_{ECO}^{*}(\mathbf{v}_{CB} + \mathbf{v}_{R})^{-0.5} \\ &\mathbf{0}_{EC} = \mathbf{0}_{ECO}^{*}(\mathbf{v}_{CB} + \mathbf{v}_{R})^{-0.5} \\ &\mathbf{0}_{EC} = \mathbf{0}_{ECO}^{*}(\mathbf{v}_{CB} + \mathbf{v}_{R})^{-0.5} \end{aligned}$$

Table 1. Functional dependence of HPH bipolar transistor model.





8 Cascade of 7 ODS inverters analyzed with CDSOD and SPICE2 Programs.




Fig. 9. Equivalent circuit for the N-channel HDS transistor mode used in

= absolute value of VDS, V2 = smiller value of VSE and VDE,

* greater value of VGS and VGD,


= $V_3 - V_{111}$, $V_5 = LV^4 \exp(V_4/LV - 1)$, $V_4 = V_5$ if $V_4 + LV$,

= smaller value of V_4 and V_1 ,


 $v_{\text{Th}} = v_{\text{ThO}} + v * \{(v - v_2)^{0.5} - v_0^{0.5}\}.$

$$\begin{split} & I_{D} = e^{\star}(V_{4} - 0.5^{\star}V_{6}) * V_{6}^{\star}(1 + \chi V_{1}), & I_{D} = -I_{D} \text{ if } V_{DS} < 0 \\ & C_{BS} = C_{BSO} * (V_{BS} + \epsilon)^{0.5}, & C_{DS} = C_{DSO} * (V_{BO} + \epsilon)^{0.5} \end{split}$$

Table 2. Functional dependence of N - channel MOS transistor



Commuted waveforms of For the circuit of F



Compated voltages

Table 3, GIS INVENTES	CHAO)	SPICE	
		For Default Values of Optional Parameters	For Given Values of Optional Parameters*
		Tris treft. Level 2 Tevel 1	DOS HODEL Level 2 Level 1
4 stages 8 transistors 6 reves	1,26 sec	75.78 27.90	20.14 16.25
stages transistors trans	1.99 вес	190.72 54.39	31.04 25.20
9 stages 18 transistors 11 tables	2.34 sec	264.99 74.29	37.65 30.39
Promages 14 transforms 30 techns	23.04 sec		

^{*} MILOS - 0.1, ABSING * NA. NOVO * 10:M, CHGIOL - 10⁻¹⁷, 110.7 * 20, 110.3 * 2

Proceed. Int. AMSE Conf. "Modelling & Simulation", Minneapolis, August 13-17, 1984, Vol. 2, p. 1.2

A METHODOLOGICAL APPROACH TO THE OPTIMIZATION OF VOLTAGE QUALITY IN DISTRIBUTION NETWORKS*

G. CARPINELLI - R. MONGELLUZZO - A. TESTA (**)

Abstract. The problem of the optimal joined choice of the transformer ratios in a radial distribute a network is considered. The optimal condition is assumed to be the one minimizing a function of the voltage deviation costs. Resolution approaches are proposed taking into account the discreteness of problem variables. The situations that can occoun both in public and insustrial distribution networks are considered.

List of principal symbols:

: number of branches (i. choding transformers), : number of the secondary substation transformers; : number of the taps in the HV/MV substation transformer, : number of the taps in the MV/LV secondary substation transformers; ; costs cauted by slow voltage deviations; : cost coefficient; ; diagonal matrix whose elements along the diagonal are the components of the coluravector [c], ; column vectors of the branch resistances and reactances, respectively trr.txt network topological matrix; DAL: 1 reduced topological matrix; : transpose of the matrix [A]; -ME : column vectors of the trad active and reactive powers, respectively; TELIOL : column vectors of the branch active and reactive powers, respectively. #*1.1Q*1 ; golumn vector of the tranch voltage drops;

: HV/MV transformer (200);
: ratio of the i-th-MV/LV transformer;

; pumber of the load back ribs;

: HV/MV transformer ratio value which minimizes the costs;

column vector of the total voltage drops between the supplying node and the load

^(*) Work supported by M.P.L. Ministero Jella Pubblica Intruzione, Italy

^(**) Guido Carriochi, Energy Flectrical Department, University of Naples, Italy, Rallacle Mongellozen and Allicat-Tests, Flectrical Department, University of Calabria, Italy.