

**INTERNATIONAL  
WORKSHOP ON  
THE PHYSICS OF  
SEMICONDUCTOR  
DEVICES**

**(November 23 - 28, 1981)**

ABSTRACTS

POSTERS

**SOLID STATE PHYSICS LABORATORY  
DELHI—110007, INDIA.**

# Lateral base transistor logic for $I^2L$ .

B M WILAMOWSKI and D LEWANDOWSKI

Institute of Electronic Technology, Technical University of Gdańsk, 80-952 Gdańsk, POLAND.

Up to now the best TxP product in  $I^2L$  family has been obtained in SIT Logic technique. The published results using standard  $5\text{ }\mu\text{m}$  photolithography process is  $0.002\text{ pJ}/1/2/$ . The structure of SITL gate is presented in fig. 1. In this logic the carriers are injected through the potential barrier which is induced in the epi-layer between two p-regions by built-in field of the p-n junction. SITL gates can operate only if separation of the p - type region is below  $3\text{ }\mu\text{m}$  and impurity doping level of the epi-layer is below  $10^{14}\text{ cm}^{-3}$ . This paper shows that similar results can be obtained using the lateral base transistor /LBT/ /3/ logic fig 2. In this case high gain of the npn transistor is possible due to very low doping level in the lateral diffused base and because the built-in field in the base region, which hampers the carrier flow, practically does not exist. The LBT logic can operate both with low and high doping levels of epi-layer.

For preparation of the sample, standard bipolar technology was used. Only the doping level of the epi-layer was varried. In case of  $N_{\text{epi}}=5\cdot 10^{13}\text{ cm}^{-3}$ , th TxP product of  $0.090\text{ pJ}$  for  $I_D < 0.1\text{ }\mu\text{A}$  was obtained and  $\tau_{\text{min}}$  for  $I_D=250\text{ }\mu\text{A}$  was  $25\text{ ns}$ . This logic could operate even if the doping level of the epi-layer was changed to the value of  $8\cdot 10^{15}\text{ cm}^{-3}$ . In this case  $\text{TxP}=0.15\text{ pJ}$  for  $I_D < 1,0\text{ }\mu\text{A}$  and  $\tau_{\text{min}}=20\text{ ns}$ . The results are presented in fig 3. In conclusion one can find that the results in LBT logic are almost as good as in SIT logic with the technological process relatively simple.

## References

1. Nishizawa J, Wilamowski B., Int Conf. Solid State Devices Tokyo, Japan, 1976, Jap.J.Applied Physics vol 16.1, pp. 151-154.
2. Nishizawa J, Wilamowski B., Int.Solid State Circui Conf. Philadelphia, USA, 1977, pp. 222-223.
3. Lewandowski D. Wilamowski B., 2-nd Int.Conf. on Michroelectronics. Toruń, Poland, 1980, pp. 159-16




Fig.1 SIT Logic gate




Fig.2 LBT Logic gate




Fig.3 Delay time as a function of injector current