



## 4-day Intensive Course on **“Design for Testability – Theory and Practice”** Organized by VLSI Society of India



**In cooperation with IEEE Circuits and Systems Society, Bangalore Chapter**

**Dates** – July 27-30, 2005


**Venue** – Bangalore (*Exact venue will be announced*)



**Corporate Sponsor:** \_\_\_\_\_

Instructors	Course contents
<p><b>Prof. Adit Singh and Prof. Vishwani Agrawal, Auburn University</b></p> <p><b>Adit D. Singh</b> is James B. Davis Professor of Electrical &amp; Computer Engineering at Auburn University, where he directs the VLSI Design &amp; Test Laboratory. Earlier he has held faculty positions at the University of Massachusetts in Amherst, and Virginia Tech in Blacksburg. His research interests are in VLSI design, test, and reliability, and he has published extensively in these areas. Over the years he has taught approximately 50 short courses in-house for companies including IBM, National Semiconductor, TI, AMD, Bell Labs and Sandia Labs (earlier also for Digital, Control Data, and Data General), and at IEEE technical meetings, and through university extension programs. These have primarily been in the areas of VLSI design, test, reliability and fault tolerance. Prof. Singh currently serves on the Executive Committee of the IEEE Test Technology Technical Council, on the Editorial Board of IEEE Design and Test, and is the General Chair of the 2003 IEEE Memory Test Workshop. He is a Fellow of IEEE and a Golden Core Member of the IEEE Computer Society.</p> <p><b>Vishwani D. Agrawal</b> is James J. Danaher Professor of Electrical &amp; Computer Engineering at Auburn University, Auburn, Alabama, USA. He has over thirty years of industry and university experience, working at Bell Labs, Rutgers University, TRW, IIT in Delhi, EG&amp;G, and ATI. His areas of research include VLSI testing, low-power design, and microwave antennas. He has published over 250 papers, holds thirteen U.S. patents and has co-authored 5 books including Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits with Michael Bushnell at Rutgers. He is the founder and Editor-in-Chief of the Journal of Electronic Testing: Theory and Applications, was a past Editor-in-Chief of the IEEE Design &amp; Test of Computers magazine, and is the Founder and Consulting Editor of the Frontiers in Electronic Testing Book Series.</p> <p>Dr. Agrawal is a co-founder of the International Conference on VLSI Design, and the International Workshops on VLSI Design and Test, held annually in India. He served on the Board of Governors of the IEEE Computer Society in 1989 and 1990, and, in 1994, chaired the Fellow Selection Committee of that Society. He has received seven Best Paper Awards, the Harry H. Goode Memorial Award of the IEEE Computer Society, and the Distinguished Alumnus Award of the University of Illinois at Urbana-Champaign. Dr. Agrawal is a Fellow of the IETE-India, a Fellow of the IEEE and a Fellow of the ACM. He has served on the advisory boards of the ECE Departments at University of Illinois, New Jersey Institute of Technology, and the City College of the City University of New York.</p>	<ul style="list-style-type: none"> <li>• The exponential nature of the testing problem</li> <li>• Fault models</li> <li>• Stuck-at faults</li> <li>• Test generation for combinational circuits</li> <li>• D algorithm</li> <li>• PODEM, FAN and learning based ATPG</li> <li>• Fault coverage</li> <li>• Fault simulation</li> <li>• Fault grading</li> <li>• Testability measures</li> <li>• Test generation algorithms for sequential circuits</li> <li>• Scan and partial scan design</li> <li>• Functional testing of microprocessor/controllers</li> <li>• Design for testability</li> <li>• Built in self-test (BIST)</li> <li>• Test compression techniques for test data volume reduction</li> <li>• Boundary scan and the IEEE 1149 testability standard</li> <li>• Memory testing</li> <li>• Memory BIST</li> <li>• SOC test issues</li> <li>• P1500 core test standard</li> <li>• Current testing: IDDQ and IDDT</li> <li>• Structural delay testing</li> <li>• Fmax and MinVDD testing</li> <li>• Test cost and effective ness</li> <li>• Test coverage and defect levels</li> <li>• Stress testing</li> <li>• Reliability Screens for burn -in minimization</li> </ul>

Course Fee			
Before June 1, 2005		After June 1, 2005	
Working Indian Professional (Non-member)	Rs 12000/-	Working Indian Professional (Non-member)	Rs 13000/-
Working Indian Professional (VSI individual member)	Rs 10,000/-	Working Indian Professional (VSI individual member)	Rs 11,000/-
Student or faculty from Indian academic/governmental organization (Non-member)	Rs 8000/-	Student or faculty from Indian academic/governmental organization (Non-member)	Rs 9000/-
Academic/governmental organizations from India (Individual Member of VSI)	Rs 6000/-	Academic/governmental organizations from India (Individual Member of VSI)	Rs 7000/-
Foreign registrant	USD 300/-	Foreign registrant	USD 350/-



**4-day Intensive Course on**  
**“Design for Testability – Theory and Practice”**  
Organized by VLSI Society of India

In cooperation with IEEE Circuits and Systems Society, Bangalore Chapter

**Registration Form**

<b>Name of the participant:</b> (Please use block letters. <i>The certificate will be made in this name .</i> )			
<b>Category:</b> Circle appropriate			
Working Professional (Non-member)	Working Professional (VSI member)	Academic/governmental organization from India (Non-member)	Academic/governmental organization from India (Member of VSI)
<b>If you are a student, mention Semester/Year:</b>			
<b>Contact Address:</b>			
<b>E-mail:</b>			
<b>Background in DFT:</b> (Courses/Reading/Projects)			
<b>VSI Membership Number</b> (if applicable):			
<b>Details of DD enclosed</b> <i>For office use:</i> <i>Regn No:</i>	DD Number		
	Drawn on Bank		
	Dated		
If you have specific questions that you want instructors to address, please indicate:			
After completing the registration form, mail it with the DD to the following address. Mr Gopal Naidu, Treasurer , VLSI Society of India Finance Department Texas Instruments (India) Pvt Ltd Bagmane Tech Park CV Raman Nagar Bangalore 560093			
<ul style="list-style-type: none"><li>• Please make the DD to “<b>VLSI Society of India</b>” payable at <b>Bangalore</b></li><li>• On the back of the DD, please write “<b>DFT Course</b>”</li><li>• Partial registration is not permitted</li><li>• Registration is not transferable</li><li>• Queries may please be sent to: <a href="mailto:vsj_india@rediffmail.com">vsj_india@rediffmail.com</a></li></ul>			
<b>Note:</b>	Course fee includes registration material, lunch and refreshments on all the days. Transport and stay arrangements are the responsibility of the participants. Processing fee of Rs 1000/- will be charged against cancellations.		