

- S. Y. Huang and K.-T. Cheng, *Formal Equivalence Checking and Design Debugging*, Boston: Kluwer Academic Publishers, 1998.
- W. Kunz and D. Stoffel, *Reasoning in Boolean Networks: Logic Synthesis and Verification Using Testing Techniques*. Boston: Kluwer Academic Publishers, 1997.
- R. P. Kurshan, *Computer Aided Verification of Coordinating Processes*. Princeton, New Jersey: Princeton University Press, 1994.
- R. J. Linn and M. U. Uyar, editors, *Conformance Testing Methodologies and Architectures for OSI Protocols*. Los Alamitos, California: IEEE Computer Society Press, 1994.
- K. L. McMillan, *Symbolic Model Checking*, Boston: Kluwer Academic Publishers, 1993.
- J. P. Roth, *Computer Logic, Testing, and Verification*. Rockville, Maryland: Computer Science Press, 1980.

## C.11 High-Level Test and Verification

- J. Bergeron, *Writing Testbenches*. Boston: Kluwer Academic Publishers, 2000.
- M. T. C. Lee, *High-Level Test Synthesis of Digital VLSI Circuits*. Boston: Artech House, 1997.

## C.12 $I_{DDQ}$ Test

- S. Chakravarty and P. J. Thadikaran, *Introduction to  $I_{DDQ}$  Testing*. Boston: Kluwer Academic Publishers, 1997.
- R. K. Gulati and C. F. Hawkins, editors,  *$I_{DDQ}$  Testing of VLSI Circuits*. Boston: Kluwer Academic Publishers, 1993.
- Y. K. Malaiya and R. Rajsuman, editors, *Bridging Faults and  $IDDQ$  Testing*. Los Alamitos, California: IEEE Computer Society Press, 1992.
- R. Rajsuman,  *$I_{DDQ}$  Testing for CMOS VLSI*. Boston: Artech House, 1995.

## C.13 Memory Test

- R. D. Adams, *Memory Test, Design, and Self Test*. Boston: Kluwer Academic Publishers, 2002.
- K. Chakraborty and P. Mazumder, *Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories*. Upper Saddle River, New Jersey: Prentice Hall PTR, 2002.
- P. Mazumder, editor, *Special Issue on Memory Testing*, volume 5 of *Journal of Electronic Testing: Theory and Applications*. Boston: Kluwer Academic Publishers, November 1994.
- P. Mazumder and K. Chakraborty, *Testing and Testable Design of High-Density Random-Access Memories*. Boston: Kluwer Academic Publishers, 1996.
- A. K. Sharma, *Semiconductor Memories: Technology, Testing, and Reliability*. Piscataway, New Jersey: IEEE Press, 1997.
- A. J. van de Goor, *Testing Semiconductor Memories Theory and Practice*. Chichester, United Kingdom: Wiley-Interscience, 1991. Reprinted by ComTex Publishing, Gouda, The Netherlands; <http://ce.et.tudelft.nl/~vdgoor/>.