

## C.8 Fault Modeling

- D. Bhattacharya and J. P. Hayes, *Hierarchical Modeling for VLSI Circuit Testing*. Boston: Kluwer Academic Publishers, 1990.
- N. K. Jha and S. Kundu, *Testing and Reliable Design of CMOS Circuits*. Boston: Kluwer Academic Publishers, 1990.
- R. Rajsuman, *Digital Hardware Testing: Transistor Level Fault Modeling and Testing*. Boston: Artech House, 1992.

## C.9 Fault Tolerance and Diagnosis

- M. A. Breuer and A. D. Friedman, *Diagnosis & Reliable Design of Digital Systems*. Rockville, Maryland: Computer Science Press, 1976.
- H. Y. Chang, E. G. Manning, and G. Metzger, *Fault Diagnosis of Digital Systems*. New York: Wiley-Interscience, 1970.
- M. Goessel and S. Graf, *Error Detection Circuits*. New York: McGraw-Hill, 1993.
- P. Jalote, *Fault Tolerance in Distributed Systems*. Englewood Cliffs, New Jersey: PTR Prentice Hall, 1994.
- B. W. Johnson, *Design and Analysis of Fault Tolerant Digital Systems*. Reading, Massachusetts: Addison-Wesley, 1988.
- I. Koren, editor, *Defect and Fault Tolerance in VLSI Systems*. New York: Plenum Press, 1989.
- P. K. Lala, *Fault Tolerant & Fault Testable Hardware Design*. London, United Kingdom: Prentice Hall International, 1985.
- P. K. Lala, *Self-Checking and Fault-Tolerant Digital Design*. San Francisco, California: Morgan Kaufmann Publishers, 2001.
- M. Nicolaidis, Y. Zorian, and D. K. Pradhan, editors, *On-Line Testing for VLSI*. Boston: Kluwer Academic Publishers, 1998.
- D. K. Pradhan, editor, *Fault-Tolerant Computing Theory and Techniques*, volumes I and II. Upper Saddle River, New Jersey: Prentice-Hall, 1986.
- D. K. Pradhan, *Fault-Tolerant Computer System Design*. Upper Saddle River, New Jersey: Prentice Hall PTR, 1996.
- F. F. Sellers, Jr., M. Y. Hsiao, and L. W. Bearnson, *Error Detecting Logic for Digital Computers*. New York: McGraw-Hill, 1968.
- R. Spence and R. S. Sooin, *Tolerance Design of Electronic Circuits*. Wokingham, England: Addison-Wesley, 1988.

## C.10 Formal Verification

- L. Bening and H. Foster, *Principles of Verifiable RTL Design*. Boston: Kluwer Academic Publishers, 2000.
- E. M. Clarke, Jr., and O. Grumberg and D. A. Peled, *Model Checking*, Cambridge, Massachusetts: MIT Press, 1999.
- G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*. Boston: Kluwer Academic Publishers, 1996.
- G. J. Holzman, *Design and Validation of Computer Protocols*. Englewood Cliffs, New Jersey: Prentice Hall, 1991.