Design for Test Scan Test

Smith Text: Chapter 14.6


Mentor Graphics Documents:

"Scan and ATPG Process Guide"

"DFTAdvisor Reference Manual"

"Tessent Common Resources Manual for ATPG Products


Top-down test design flow




Source: Scan and APTG Process Guide

Sequential circuit testing problem

- Access limited to PIs/POs
- Internal state is changed indirectly
- For N PIs and K state variables, must test 2^{N+K} combinations
- Some states difficult to reach, so even more test vectors are needed




Design for Test (DFT)



Flip flop states difficult to set from PIs A & B

DFT: Scan Design




- Flip flops replaced with "scan" flip flops
- Scan flip flops form a shift register in "scan mode"
- Flip flop states set via "scan input" sc_in
- Flip flop states examined via "scan output" sc_out

Scan-based test procedure

- Combinational logic inputs = $\{X_1...X_k, Q_1...Q_n\}$
 - $X_1...X_k$ = primary inputs (PI's)
 - $Q_1...Q_n = \text{flop-flop outputs}$
- Combinational logic outputs = $\{Z_1...Z_m, D_1...D_n\}$
 - $Z_1...Z_m$ = primary outputs (PO's)
 - $D_1...D_n = \text{flop-flop inputs}$
- Test procedure:
 - 1. Apply pattern to combinational logic inputs:
 - Set scan enable $\mathbf{sc_en} = 1$ and shift pattern into $Q_1 \dots Q_n$ via scan input $\mathbf{sc_in}$
 - b) Apply a pattern to PI's $X_1...X_k$
 - 2. Check combinational logic outputs:
 - a) Check PO's $Z_1...Z_m$
 - b) Set $\mathbf{sc_en} = 0$ and clock the circuit to capture $D_1 \dots D_n$ in the flip-flops
 - Set $\mathbf{sc_en} = 1$ and shift out $Q_1...Q_n$ via scan output $\mathbf{sc_out}$ for verification

Scan type: mux_scan

Standard D flip flop with a mux to select system data vs scan data




BICMOS8HP library "mux_scan" components:

SDFF_x, SDFFR_x, SDFFS_r, SDFFSR_x, SLATSRLV_x
Replacements for:

DFF_x, DFFR_x, DFFS_x, DFFSR_x, LATSRLV_x

Scan type: clocked_scan

Separate clocks to load system data and scan data




BICMOS8HP & ADK libraries: no "clocked_scan" components

Scan type: LSSD (Level-sensitive scan design – IBM)

Three clocks:

- 1. sys_clock loads system data into the master latch (normal mode)
- 2. Aclk loads scan data into the master latch
- 3. Bclk captures master data in the slave latch to drive scan output



BICMOS8HP library: no "Issd" components

ADK library "Issd" components:


Issd latch/latchsr/latchr/latchs/latchs ni/latchsr ni

Full vs. partial scan

Full Scan: All FFs in scan chains. Scan Input


Partial Scan: Some FFs not in scan chains. Increase testability, without affecting critical timing/areas Scan Input

Scan chain groups




- Scan chains operate in parallel from separate scan inputs
- Reduces number of clock cycles to load/unload the chain
- Control from one procedure file
- Can use separate clocks or a common clock


DFT test point insertion



Choosing a DFT solution




DFTadvisor/FastScan Design Flow




Source: ATPG Manual


DFT test flow and commands



Basic scan insertion flow



DFTAdvisor supported test structures



Sequential ATPG-based: choose cells with a sequential ATPG algorithm

SCOAP: Sandia Controllability Observability Analysis Program (#'s for each ff)

<u>Automatic</u>: combine scan selection methods using several techniques

Structure-based: look at loop breaking, limiting sequential depth, etc.

Sequential Transparent: cut all sequential loops and evaluate

Clocked Sequential: cut sequential loops and limit sequential depth

Example DFTadvisor session

- Invoke:
 - dftadvisor modulo6_1.v –lib bicmos8hp.atpg
- Implement scan with defaults (full scan, mux-DFF elements):
 - set system mode setup
 - analyze control signals
 - add clocks 0 CLK
 - add clocks 1 CLEARbar
 - set scan type mux_scan
 - set system mode dft
 - run
 - insert test logic —scan on

- (find clocks, resets, etc.) (identify CLK off state)
- (likewise async set/reset)
- (use scan ffs with mux inputs)
- (design for testability)

(analyze the circuit)

- (identify where to insert scan/test pts)
- (insert scan/tp's into netlist)
- write netlist mod6_scan.v -replace (Verilog netlist of modified ckt)
- write atpg setup mod6_scan -replace (dofile & test procedure for FastScan)

Options:

- insert test logic –scan on –number 3 (create 3 scan chains)
- insert test logic –scan on –max_length 20 (no scan chain > 20 ffs)

DFT options

- set scan type mux_scan
 - Others: lssd, clocked_scan
 - Find indicated scan flip flop type in the ATPG library
- setup scan identification "type", where "type" =
 - full_scan (default)
 - sequential atpg —percent 50
 - clock_sequential [-depth integer]
 - etc.
- insert test logic

```
• -scan on/off (insert scan elements; default=on)
```

- -test_point on/off (insert test points; default=on)
- - \max length n (\max scan chain length = n)
- - number n (divide ffs into n scan chains)


Modulo-6 counter: Synthesized by Synopsys DC

```
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version
           : L-2016.03-SP5-5
            : Fri Sep 29 10:01:35 2017
module modulo6 ( CLEARbar, L Cbar, CLK, I, Q );
  input [2:0] I;
  output [2:0] Q;
  input CLEARbar, L Cbar, CLK;
  wire n8, n9, n10, n11, n12, n13, n14, n15, n16;
  DFFS B Q reg 0 ( .D(n10), .CLK(CLK), .S(n11), .Q(n16), .QBAR(Q[0]) );
  DFFS B Q reg 2 ( .D(n9), .CLK(CLK), .S(n11), .QBAR(Q[2]) );
  DFFS B Q reg 1 ( .D(n8), .CLK(CLK), .S(n11), .OBAR(Q[1]) );
  AOI21 A U14 ( .A1(Q[2]), .A2(Q[0]), .B(L Cbar), .Z(n15) );
  XOR2 A U15 ( .A(Q[0]), .B(Q[1]), .Z(n13) );
  INVERT B U16 ( .A(CLEARbar), .Z(n11) );
  INVERT B U17 ( .A(L Cbar), .Z(n12) );
  AOI22 A U18 ( .A1(L Cbar), .A2(I[0]), .B1(n16), .B2(n12), .Z(n10) );
  AOI22_A U19 ( .A1(L_Cbar), .A2(I[1]), .B1(n15), .B2(n13), .Z(n8) );
  A021 B U20 (.A1(Q[0]), .A2(Q[1]), .B(Q[2]), .Z(n14));
  AOI22 A U21 ( .A1(L Cbar), .A2(I[2]), .B1(n15), .B2(n14), .Z(n9) );
 endmodule
```

Modulo-6 counter: Converted to full-scan (BICMOS8HP)

```
1/*
      DESC: Generated by DFTAdvisor at Sun Oct 29 14:53:48 2017
*/
module modulo6 ( CLEARbar , L Cbar , CLK , I , Q , scan in1 , scan en );
       CLEARbar , L Cbar , CLK , scan in1 , scan en ;
input
       [2:0] I ;
output [2:01 0 ;
  wire n14 , n12 , n13 , n15 , n8 , n9 , n16 , n11 , n10 ;
  SDFFS B Q reg 0 (.D ( n10 ) , .SI ( scan in1 ) , .SE ( scan en ) , .CLK
       (CLK), .S (n11), .Q (n16), .QBAR (Q[0]));
  SDFFS B Q reg 2 (.D ( n9 ) , .SI ( Q[1] ) , .SE ( scan en ) , .CLK ( CLK ) ,
         .S ( n11 ) , .Q () , .QBAR ( Q[2] ));
  SDFFS B Q reg 1 (.D ( n8 ) , .SI ( Q[0] ) , .SE ( scan en ) , .CLK ( CLK ) ,
       .S ( n11 ) , .Q () , .QBAR ( Q[1] ));
  AOI21 A U14 (.A1 (Q[2]), .A2 (Q[0]), .B (L Cbar), .Z (n15));
  XOR2 A U15 (.A ( Q[0] ) , .B ( Q[1] ) , .Z ( n13 ));
  INVERT B U16 (.A ( CLEARbar ) , .Z ( n11 ));
  INVERT B U17 (.A ( L Cbar ) , .Z ( n12 ));
  AOI22 A U18 (.A1 ( L Cbar ) , .A2 ( I[0] ) , .B1 ( n16 ) , .B2 ( n12 ) , .Z
        ( n10 ));
  AOI22 A U19 (.A1 ( L Cbar ) , .A2 ( I[1] ) , .B1 ( n15 ) , .B2 ( n13 ) , .Z
        (n8));
  A021 B U20 (.A1 (Q[0]), .A2 (Q[1]), .B (Q[2]), .Z (n14));
  AOI22 A U21 (.A1 ( L Cbar ) , .A2 ( I[2] ) , .B1 ( n15 ) , .B2 ( n14 ) , .Z
        (n9));
endmodule
```

count4 - without scan design (TSMC 180nm)




Binary counter (4-bit)

Synthesized by Leonardo

DFTAdvisor Changed to Scan Design

```
- | - | ×
count4 scan.v - WordPad
File Edit View Insert Format Help
/*
  *
       DESC: Generated by DFTAdvisor at Wed Nov 30 17:01:15 2005
  */
 module count4 ( clock , clear , enable , \output 📞 scan in1 , scan en
       clock , clear , enable , scan in1 , scan en ;
 output [3:0] \output ;
   wire nx139 , nx30 , nx109 , nx24 , nx99 , nx127 , nx129 , nx87 , nx89 , nx121 , nx79 ;
   wire [3:0] \$dummy ;
   sffr ni) output O rename rename (.D ( nx79 ) , .SI ( scan in1 ) , .SE
          (scan en ) , .CLK ( clock ) , .R ( clear ) , .Q ( \output [0] ) ,
          .QB ( \$dummy [0] ));
   inv02 ix122 (.A ( enable ) , .Y ( nx121 ));
   sffr ni output 1 rename rename (.D ( nx89 ) , .SI ( \$dummy [0] ) , .SE
          (scan en ) , .CLK ( clock ) , .R ( clear ) , .Q ( \output [1] ) ,
          .QB ( \$dummy [1] ));
   ao21 ix90 (.AO (\output [1]), .A1 (nx121), .BO (nx87), .Y (nx89));
   oai21 ix128 (.AO ( \output [0] ) , .A1 ( \output [1] ) , .BO ( nx129 ) ,
        .Y ( nx127 ));
   nend82 2x ix130 (.A0 (\output [1] ) , .A1 (\output [0] ) , .Y ( nx129 ));
   sffr ni) output 2 rename rename (.D ( nx99 ) , .SI ( \$dummy [1] ) , .SE
          (scan en ) , .CLK (clock ) , .R (clear ) , .Q (\output [2] ) ,
          .QB ( \$dummy [2] ));
   mux21 ni ix100 (.AO ( \output [2] ) , .A1 ( nx24 ) , .SO ( enable ) , .Y
           ( nx99 ));
   xnor2 ix25 (.AO (\output [2]), .A1 (nx129), .Y (nx24));
   sffr ni output 3 rename rename (.D ( nx109 ) , .SI ( \$dummy [2] ) , .SE
          (scan en ) , .CLK ( clock ) , .R ( clear ) , .Q ( \output [3] ) ,
          .QB ( \$dummy [3] ));
   mux21 ni ix110 (.AO (\output [3]), .A1 (nx30), .SO (enable), .Y
           ( nx109 ));
   xnor2 ix31 (.A0 (\output [3]), .A1 ( nx139 ), .Y ( nx30 ));
   nandO3 ix140 (.AO (\output [2]), .A1 (\output [1]), .A2
         (\output [0]), .Y (nx139));
   xor2 ix80 (.A0 (\output [0]), .A1 (enable), .Y (nx79));
   norO2ii ix88 (.AO ( nx127 ) , .A1 ( enable ) , .Y ( nx87 ));
 endmodule
For Help, press F1
```

count4 - scan inserted by DFTadvisor



FastScan ATPG session for a circuit containing scan chains

• Invoke:

```
fastscan count4_scan.v -lib $ADK/technology/adk.atpg
```

- Generate test pattern file:
 - dofile count4_scan.dofile (defines scan path & procedure)
 - set system mode atpg
 - create patterns (generate the test patterns)
 - save patterns count4_patterns.v -verilog (write patterns & test bench)
 - write faults count4_faults.txt (write fault information to file)
 - write procfile count4.proc (write test procedure & timing data)

count4_scan.dofile

```
// Generated by DFTAdvisor at Wed Nov 30 17:01:33 2014
// define group "grp1" of scan chains and their test procedure
add scan groups grp1 count4_scan.do.testproc
// define sc_in and sc_out of scan "chain1" in group "grp1"
add scan chains chain1 grp1 scan_in1 output[3]
// define "clocks" controlling the scan chain
add clocks 0 clear
add clocks 0 clock
```

Notes:

- Can have multiple scan chains in a group with a common test procedure
- Can have multiple groups each with its own test procedure

Test file: scan chain definition and load/unload procedures

```
scan_group "grp1" =
    scan_chain "chain1" =
      scan_in = "/scan_in1";
                                                                                     # shifts
      scan_out = "/output[3]";
      length = 4;
    end;
                                                  procedure load "grp1_load" =
    procedure shift "grp1_load_shift" =
                                                         force "/clear" 0 0;
      force_sci "chain1" 0;
                                                         force "/clock" 0 0;
      force "/clock" 1 20;
                             ├ (each shift)
      force "/clock" 0 30;
                                                         force "/scan_en" 1 0;
                                                         apply "grp1_load_shift" 4 40;
      period 40;
                                                       end:
    end:
                                                  procedure unload "grp1_unload" =
    procedure shift "grp1_unload_shift"_=
      measure_sco "chain1" 10;
                                                         force "/clear" 0 0;
                                                         force "/clock" 0 0;
      force "/clock" 1 20;
                                  (each shift)
      force "/clock" 0 30;
                                                         force "/scan_en" 1 0;
                                                         fapply "grp1_unload_shift" 4 40;
      period 40;
                                                       end;
    end;
                                                  end;
```

Test file: scan chain test

end;

```
// send one pattern through the scan chain
CHAIN TEST =
  pattern = 0;
                                        (pattern #)
  apply "grp1_load" 0 =
                                        (use grp1_load proc.)
    chain "chain 1" = "0011";
                                        (pattern to scan in)
  end;
  apply "grp1_unload" 1 =
                                        (use grp1_unload proc.)
    chain "chain1" = "1100";
                                        (expected pattern scanned out)
  end;
```

Test file: sample test pattern

```
// one of 14 patterns for the counter circuit
pattern = 0;
                                         (pattern #)
  apply "grp1_load" 0 =
                                         (load scan chain)
    chain "chain 1" = "1000";
                                         (scan-in pattern)
  end;
  force "PI" "00110" 1;
                                         (apply PI pattern)
  measure "PO" "0010" 2;
                                         (expected POs)
  pulse "/clock" 3;
                                         (one normal op. cycle)
  apply "grp1_unload" 4 =
                                         (read scan chain)
    chain "chain 1" = "0110";
                                         (expected pattern)
  end;
```

```
Alternate format
set time scale 1.000000 ns;
                                            (3)
timeplate gen_tp1 =
                                      (2)
                                              clock
  force_pi 0;
                     (1)
                                      10
                                           20
                                                   30
                                                       40
  measure_po 10; (2)
  pulse clock 20 10; (3)
                          Timing of op's within each cycle
  period 40;
                      (4)
                                   procedure load_unload =
end;
                                       scan_group grp1 ;
procedure shift =
                                       timeplate gen_tp1;
   scan_group grp1 ;
                                       cycle =
   timeplate gen_tp1;
                                           force clear 0;
   cycle =
                                                                 Initial
                                           force clock 0;
      force_sci;
                         Each
                                                                 values
                                           force scan_en 1;
                         shift
      measure_sco;
                         cycle
                                        end;
      pulse clock;
                                                            Execute shift
                                       apply shift 4; ←
   end;
                                                            proc. 4 times
                                    end;
end;
```

DFTAdvisor example (Chao Han)

```
//dofile for dftadvisor
analyze control signals -auto_fix
set scan type mux_scan
set system mode dft
setup scan identification full_scan
run
//specify # scan chains to create
insert test logic -scan on -number 3
//alternative: specify maximum scan chain length
//insert test logic -scan on -max_length 30
write netlist s1423_scan.v -verilog -replace
//write dofile and procedure file for fastscan
write atpg setup s1423_scan -procfile -replace
exit
```