## VHDL/Verilog Simulation

Testbench Design

## The Test Bench Concept



## Elements of a VHDL/Verilog testbench

- Unit Under Test (UUT) - or Device Under Test (DUT)
- instantiate one or more UUT's
- Stimulus of UUT inputs
- algorithmic
- from arrays
- from files
- Verification of UUT outputs
b assertions
- $\log$ results in a file


## Testbench concepts

- No external inputs/outputs for the testbench module/entity
- All test signals generated/captured within the testbench
- Instantiate the UUT (Unit Under Test) in the testbench
- Generate and apply stimuli to the UUT
- Set initial signal states (Verilog:"Initial block", VHDL "process")
- Generate clocks (Verilog "Always block",VHDL process)
- Create sequence of signal changes (always block/process)
- Specify delays between signal changes
- May also wait for designated signal events
- UUT outputs compared to expected values by "if" statements ("assert" statements in VHDL)
- Print messages to indicate errors
- May decide to stop the simulation on a "fatal" error


## Instantiating the UUT (Verilog)

// 32 bit adder testbench
// The adder module must be in the working library. module adder_bench (); // no top-level I/O ports reg [3I:0] A,B; // variables to drive adder inputs wire [3I:0] Sum; // nets driven by the adder
adder UUT (.A(A), .B(B), .Sum(Sum)); //instantiate the adder
//generate test values for $A$ and $B$ and verify Sum

## Instantiating the UUT (VHDL)

-- 32 bit adder testbench
entity adder_bench is -- no top-level I/O ports
end adder_bench;
architecture test of adder_bench is
component adder is -- declare the UUT port ( $X, Y$ : in std_logic_vector(3I downto 0);
Z: out std_logic_vector(3I downto 0)
);
signal $A, B, S u m$ : std_logic_vector(3I downto 0); --internal signals begin
UUT: adder port map (A,B,Sum); --instantiate the adder

## Algorithmic stimulus generation (Verilog)

// Generate test values for an 8-bit adder inputs A \& B integer ia, ib;
initial begin
$\begin{array}{rr}\text { for (ia }=0 ; i \mathrm{ia}<=255 ; \mathrm{ia}=\mathrm{ia}+\mathrm{I}) & \text { // } 256 \text { addend values } \\ \text { for ( } \mathrm{ib}=0 ; \mathrm{ib}<=255 ; \mathrm{ib}=\mathrm{ib}+\mathrm{I}) & \text { // } 256 \text { augend values }\end{array}$ begin

```
A = ia; // apply ia to adder input A
B = ib; // apply ib to adder input B
#IO; // delay until addition expected to be finished
if ((ia+ib)%256 !== Sum) // expected sum
    $display("ERROR:A=%b B=%B Sum=%b",A,B,Sum);
```

end
end

## Algorithmic generation of stimulus (VHDL)

-- Generate test values for an 8-bit adder inputs A \& B process begin
for $m$ in 0 to 255 loop
-- 256 addend values
A <= std_logic_vector(to_UNSIGNED(m,8)); -- apply m to A for n in 0 to 255 loop
-- 256 augend values
B <= std_logic_vector(to_UNSIGNED(n,8)); -- apply $n$ to $B$ wait for T ns;
-- allow time for addition
assert (to_integer(UNSIGNED(Sum)) $=(\mathrm{m}+\mathrm{n}))$ - expected sum report "Incorrect sum" severity NOTE;
end loop; end loop;
end process;


## Verilog: Check UUT outputs

// IF statement checks for incorrect condition
if $(A!==(B+C)) \quad / /$ we are expecting $A=B+C$ \$display("ERROR: A=\%b B=\%B C=\%b",A, B, C);

- \$display prints to the transcript window
" Format similar to "printf" in C (new line is automatic)
- Include simulation time by printing the \$time variable
\$display("Time = ", \$time,"A = ",A,"B = ", B,"C = ", C);
- \$monitor prints a line for each parameter change. initial
\$monitor("Time=", \$time," $\mathrm{A}=$ " $, \mathrm{A}, " \mathrm{~B}=", \mathrm{~B}, " \mathrm{C}=", \mathrm{C})$;
"Initial block" to write a line for each $A / B / C$ change.
(Often redundant to simulator List window)


## VHDL: Check results with "assertions"

-- Assert statement checks for expected condition assert $(A=(B+C))$-- expect $A=B+C$ (any boolean condition)
report "Error message" severity NOTE;

- Match data types for A, B, C
- Print "Error message" if assert condition FALSE (condition is not what we expected)
- Specify one of four severity levels: NOTE,WARNING, ERROR, FAILURE
- Simulator allows selection of severity level to halt simulation
- ERROR generally should stop simulation
- NOTE generally should not stop simulation


## Stimulating clock inputs (Verilog)

reg clk; // clock variable to be driven
initial //set initial state of the clock signal
clk <=0;
always //generate $50 \%$ duty cycle clock \#HalfPeriod clk <= ~clk; //toggle every half period
always //generate clock with periodTI+T2
begin
\#TI clk <= ~clk; //wait for timeTI and then toggle
\#T2 clk <= ~clk; //wait for time T2 and then toggle end

## Stimulating clock inputs (VHDL)

-- Simple 50\% duty cycle clock
clk <= not clk after T ns; -- T is constant or defined earlier
-- Clock process, using "wait" to suspend for TI/T2
process begin
 end process;
-- Alternate format for clock waveform
process begin

end process;

## Sync patterns with clock transitions



A <= '0'; $\quad-$ schedule pattern to be applied to input A
B <= ' $I$ '; -- schedule pattern to be applied to input B
wait for TI; -- time for A \& B to propagate to flip flop inputs
Clock <= 'l'; -- activate the flip-flop clock
wait for T2; -- time for output C to settle
assert $C=$ ' 0 ' -- verify that output C is the expected value
report "Error in output C"
severity ERROR;
wait for T3; -- wait until time for next test period

## Sync patterns with various signals

-- Test $4 \times 4$ bit multiplier algorithm process begin
for $m$ in 0 to 15 loop;


A <= std_logic_vector(to_UNSIGNED(m,4)); -- apply multiplier
Check Result
When Done
for n in 0 to 15 loop;
B <= std_logic_vector(to_UNSIGNED(n,4)); -- apply multiplicand wait until CLK'EVENT and CLK = 'l'; -- clock in A \& B wait for I ns; -- move next change past clock edge Start <= 'I','0’ after 20 ns ; -- pulse Start signal wait until Done = 'I'; -- wait for Done to signal end of multiply wait until CLK'EVENT and CLK = 'l'; -- finish last clock assert $P=(A * B)$ report "Error" severity WARNING; -- check product
end loop;
end loop;
end process;

## Sync patterns with clock transitions



4-bit binary down-counter with load
always \#5 clock = ~clock; //toggle every 5ns
initial begin
clock $=0$; latch $=0 ;$ dec $=0 ;$ in $=4$ 'b00I $0 ; \quad / /$ time 0
\# I I latch = I; //time II
\#IO latch = 0; //time 21
\# IO dec = I; //time 3I
\#|0 if (zero == l’bl) \$display("Count error in Z flag); //time 4| \#10 if (zero == l’b0) \$display("Count error in Z flag); //time 5 I

## Sync patterns with clock transitions



A <= '0'; $\quad-$ schedule pattern to be applied to input A
B <= ' $I$ '; -- schedule pattern to be applied to input B
wait for TI; -- time for A \& B to propagate to flip flop inputs
Clock <= 'l'; -- activate the flip-flop clock
wait for T2; -- time for output C to settle
assert $C=$ ' 0 ' -- verify that output C is the expected value
report "Error in output C"
severity ERROR;
wait for T3; -- wait until time for next test period

## Sync patterns with various signals

-- Test $4 \times 4$ bit multiplier algorithm process begin
for $m$ in 0 to 15 loop;


A <= std_logic_vector(to_UNSIGNED(m,4)); -- apply multiplier
Check Result
When Done
for n in 0 to 15 loop;
B <= std_logic_vector(to_UNSIGNED(n,4)); -- apply multiplicand wait until CLK'EVENT and CLK = 'l'; -- clock in A \& B wait for I ns; -- move next change past clock edge Start <= 'I','0’ after 20 ns ; -- pulse Start signal wait until Done = 'I'; -- wait for Done to signal end of multiply wait until CLK'EVENT and CLK = 'l'; -- finish last clock assert $P=(A * B)$ report "Error" severity WARNING; -- check product
end loop;
end loop;
end process;

## Testbench for a modulo- 7 counter

## LIBRARY ieee;

USE ieee.std_logic_I I64.all; USE ieee.numeric_std.all;

ENTITY modulo7_bench is end modulo7_bench;

## Alternative <br> to "do" file

ARCHITECTURE test of modulo7_bench is
component modulo7
PORT (reset,count,load,clk: in std_logic;
l: in std_logic_vector(2 downto 0);
Q: out std_logic_vector(2 downto 0));
end component;
for all: modulo7 use entity work.modulo7(Behave);
signal clk :STD_LOGIC := '0';
signal res, cnt, Id: STD_LOGIC;
signal din, qout: std_logic_vector(2 downto 0);
begin
-- instantiate the component to be tested
UUT: modulo7 port map(res,cnt,ld,clk,din,qout);

## Testbench: modulo7_bench.vhd

clk <= not clk after 10 ns ;

PI:process
variable qint: UNSIGNED(2 downto 0); variable i: integer;
begin
qint := "000";
din <= " 101 "; res <= 'I';
cnt <= '0'; ld <= '0';
wait for 10 ns ;
res <= '0'; --activate reset for IOns
wait for 10 ns ;
assert UNSIGNED (qout) = qint report "ERROR Q not 000" severity WARNING;
res <= 'I'; --deactivate reset wait for 5 ns ; --hold after reset Id <= 'I'; --enable load wait until clk'event and clk = 'I';


## Advanced testbench concepts

- Detect time constraint violations
- Define and apply test vectors from an array
- Define and apply test vectors from a file
- Memory testbench design


## Checking setup/hold time constraints

-- Setup time $\mathrm{T}_{\text {su }}$ for flip flop D input before rising clock edge is 2 ns
assert not (CK'stable and (CK = 'I') and not D'stable(2ns)) report "Setup violation: D not stable for 2 ns before CK";
-- DeMorgan equivalent
assert CK'stable or (CK = '0') or D'stable(2ns) report "Setup violation: D not stable for 2 ns before CK";
-- Figure 8-6 in the Roth textbook check: process
begin
wait until (clk'event and CLK = 'I');
assert (D'stable(setup_time)) report "Setup time violation" severity ERROR;
wait for hold_time;
assert (D'stable(hold_time))
report "Hold time violation" severity ERROR;
end process check;


D should be "stable" for $t_{\text {setup }}$ prior to the clock edge and remain stable until $t_{\text {hold }}$ following the clock edge.

## Test vectors from an array (VHDL)

```
type vectors is array (I to N) of std_logic_vector(7 downto 0);
    signalV: vectors := -- initialize vector array
            (
                "00001 100", -- pattern I
                "00001001", -- pattern 2
                "00110100", -- pattern 3
                "001||O0" -- pattern N
                );
begin
    process
    begin
        for i in 0 to N loop
            A <=V(i); -- set A to ith vector
```

Verilog does not provide for "parameter arrays".
Arrays would need to be loaded one vector at a time in an "initial block".

## Reading test vectors from files

 use std.textio.all; -- Contains file/text supportarchitecture ml of bench is begin
signal Vec: std_logic_vector(7 downto 0); -- test vector process
file $P$ : text open read_mode is "testvecs"; -- test vector file variable LN: line; -- temp variable for file read
variable LB: bit_vector(3I downto 0); -- for read function begin
while not endfile $(P)$ loop readline $(\mathrm{P}, \mathrm{LN})$; read(LN, LB);

Vec <= to_stdlogicvector(LB); -- Vec is std_logic_vector
end loop; end process;
-- Read vectors from data file
-- Read one line of the file (type"line")
-- Get bit_vector from line
(LB); -- Vec is std_logic_vector

## Sync patterns with clock transitions



A <= '0'; $\quad-$ schedule pattern to be applied to input A
B <= ' $I$ '; -- schedule pattern to be applied to input B
wait for TI; -- time for A \& B to propagate to flip flop inputs
Clock <= 'l'; -- activate the flip-flop clock
wait for T2; -- time for output C to settle
assert $C=$ ' 0 ' -- verify that output C is the expected value
report "Error in output C"
severity ERROR;
wait for T3; -- wait until time for next test period

## Memory testbench design

- Basic testbench operation:
- Step I: Write data patterns to each address in the memory
- Step 2: Read each memory address and verify that the data read from the memory matches what was written in Step I.
- Step 3: Repeat Steps I and 2 for different sets of data patterns.


## Memory read and write timing



Write Operation

I. Apply patterns to ADDR and DATAIN
2. After a short delay, pulse RW (low)
3. Data captured in memory on rising edge of RW - should also be on DATAOUT

Read Operation

I. Apply patterns to ADDR
2. Leave RW high (for read)
3. DATAOUT from memory after a short delay

## Memory testbench process general format

```
process begin
    RW <= 'l'; -- default level for RW
    -- Write data to all N memory locations (k = # address bits)
    for A in 0 to N loop
        ADDR <= std_logic_vector(to_unsigned(A,k)); -- convert A to ADDR type
        DATAIN <= next_data; -- data to be written to address A
        RW <= '0' after TI ns, 'I' after T2 ns; -- pulse RW from I-0-I
        wait for T3 ns; -- wait until after RW returns to |
    end loop;
    -- Read data from all N memory locations and verify that data matches what was written
    for A in 0 to N loop
        ADDR <= std_logic_vector(to_unsigned(A,k)); -- convert A to ADDR type
            wait for T4 ns; -- allow memory time to read and provide data
            assert DATAOUT = expected_data -- did we read expected data?
                report "Unexpected data"
            severity WARNING;
    end loop;
end process;
```

We need some method for determining data patterns to be written.

## Memory testbench input/output files

We can provide a sequences of operations, addresses, and data from a text file, and write testbench results to another text file, using the VHDL textio package.


Operations are write (w), read (r), and end (e).
> library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; use STD.TEXTIO.all; -- package with routines for reading/writing files
entity TEST is
end entity;
architecture RTL of TEST is

```
signal RW: std_logic;
    signal ADD: std_logic_vector(1 downto 0);
    signal DIN,DOUT:std_logic_vector(7 downto 0)
    signal STOP: std_logic := '0';
```

-- read/write control to MUT
-- address to MUT
-- data to/from MUT
-- stop reading vector file at end
component Memry is

| port ( RW: in | std_logic; |
| ---: | :--- | :--- |
| ADDR: in | std_logic_vector(1 downto 0); |
| DATIN: in | std_logic_vector(7 downto 0); |
| DATO: out | std_logic_vector(7 downto 0)); |

end component;
begin
MUT: Memry port map (RW, ADD, DIN, DOUT); -- instantiate memory component
-- main process for test bench to read/write files process

| file SCRIPT: | TEXT is in "mut.vec"; |
| :--- | :--- |
| file RESULT: TEXT is out "mut.out"; | -- "file pointer" to input vector file |
| variable L: line; | -- variable to store contents of line to/from files |
| variable OP: character; | -- operation variable (read/write/end) |
| variable AD: integer; | -- address variable |
| variable DAT: bit_vector(7 downto 0); | -- variable for data transfer to/from files |

begin
if (STOP = '0') then
RW <= '1'; -- set RW to read
READLINE(SCRIPT,L); -- read a line from the input file
READ(L,OP); -- read the operation from the line
READ (L,AD); -- read the address from the line
ADD <= std_logic_vector(to_unsigned(AD,2); -- apply address to memory
-- Memory write operation
if ( $\mathrm{OP}=$ ' w ') then
READ(L,DAT); -- read data from the input line
DIN <= to_std_logic_vector(DAT);
RW <= '1', '0' after 10 ns , ' 1 ' after 20 ns ; -- pulse RW 0 for 10 ns
wait for 30 ns ;
WRITE(L,OP);
-- write operation to output line
WRITE(L,' '); -- write a space to output line
WRITE(L,AD); -- write address to output line
WRITE(L,' '); -- write a space to output line
WRITE(L,DAT); -- writes input data to output line
DAT := to_bitvector(DOUT); -- DOUT should match DAT written
WRITE(L,' '); -- write a space to output line
WRITE(L,DAT); -- write DAT to output line
WRITELINE(RESULT,L); -- write output line to output file
-- Memory read operation
elsif ( $\mathrm{OP}=\mathrm{r}^{\prime}$ ') then
wait for 10 ns ;
-- wait for 10 ns to read
DAT := to_bitvector(DOUT);-- convert DOUT to BIT_VECTOR
WRITE(L,OP); -- write operation to output line
WRITE(L,' '); -- write a space to output line
WRITE(L,AD); -- write address to output line
WRITE(L,' '); -- write a space to output line
WRITE(L,DAT); -- write DAT to output line
WRITELINE(RESULT,L); -- write output line to output file
-- Stop operation
else
STOP <= ' 1 '; -- stop read/write of files when 'e' encountered
wait for 10 ns ; -- wait for 10 ns to read
end if;
end if;
end process;
end architecture;

