
## VHDL/Verilog Simulation

Testbench Design

#### The Test Bench Concept



# Elements of a VHDL/Verilog testbench

- Unit Under Test (UUT) or Device Under Test (DUT)
  - instantiate one or more UUT's
- Stimulus of UUT inputs
  - algorithmic
  - from arrays
  - from files
- Verification of UUT outputs
  - assertions
  - log results in a file

# Testbench concepts

- No external inputs/outputs for the testbench module/entity
  - All test signals generated/captured within the testbench
- Instantiate the UUT (Unit Under Test) in the testbench
- Generate and apply stimuli to the UUT
  - Set initial signal states (Verilog: "Initial block", VHDL "process")
  - Generate clocks (Verilog "Always block", VHDL process)
  - Create sequence of signal changes (always block/process)
    - Specify delays between signal changes
    - May also wait for designated signal events
- UUT outputs compared to expected values by "if" statements ("assert" statements in VHDL)
  - Print messages to indicate errors
  - May decide to stop the simulation on a "fatal" error

## Instantiating the UUT (Verilog)

- // 32 bit adder testbench
- // The adder module must be in the working library. module adder\_bench (); // no top-level I/O ports reg [31:0] A,B; // variables to drive adder inputs wire [31:0] Sum; // nets driven by the adder

adder UUT (.A(A), .B(B), .Sum(Sum)); //instantiate the adder

//generate test values for A and B and verify Sum

# Instantiating the UUT (VHDL)

```
-- 32 bit adder testbench
```

```
entity adder bench is -- no top-level I/O ports
end adder bench;
architecture test of adder bench is
 component adder is -- declare the UUT
  port (
       X,Y: in std logic vector(31 downto 0);
       Z: out std logic vector(31 downto 0)
   );
signal A,B,Sum: std_logic_vector(31 downto 0); --internal signals
begin
```

UUT: adder port map (A,B,Sum); --instantiate the adder

Algorithmic stimulus generation (Verilog)

// Generate test values for an 8-bit adder inputs A & B
integer ia, ib;

initial begin

end

end

Þ

Algorithmic generation of stimulus (VHDL) -- Generate test values for an 8-bit adder inputs A & B process begin for m in 0 to 255 loop -- 256 addend values A <= std\_logic\_vector(to\_UNSIGNED(m,8)); -- apply m to A for n in 0 to 255 loop -- 256 augend values  $B \le td \log t$  vector(to UNSIGNED(n,8)); -- apply n to B wait for T ns: -- allow time for addition assert (to integer(UNSIGNED(Sum)) = (m + n)) - expected sum report "Incorrect sum" В severity NOTE; end loop; end loop; adder end process;

#### Verilog: Check UUT outputs

// IF statement checks for incorrect condition
if (A !== (B + C)) // we are expecting A = B+C
 \$display("ERROR: A=%b B=%B C=%b",A,B, C);

\$display prints to the transcript window

- Format similar to "printf" in C (new line is automatic)
- Include simulation time by printing the \$time variable \$display("Time = ", \$time, "A = ", A, "B = ", B, "C = ", C);
- \$monitor prints a line for each parameter change. initial

\$monitor("Time=", \$time, "A = ", A, "B = ", B, "C = ", C);

"Initial block" to write a line for each A/B/C change. (Often redundant to simulator List window)

#### VHDL: Check results with "assertions"

-- Assert statement checks for expected condition assert (A = (B + C)) -- expect A = B+C (any boolean condition) report "Error message" severity NOTE;

- Match data types for A, B, C
- Print "Error message" if assert condition FALSE (condition is not what we expected)
- Specify one of four severity levels: NOTE, WARNING, ERROR, FAILURE
- Simulator allows selection of severity level to halt simulation
  - ERROR generally should stop simulation
  - NOTE generally should not stop simulation

## Stimulating clock inputs (Verilog)

reg clk; // clock variable to be driven

initial //set initial state of the clock signal clk <= 0;</pre>

always //generate 50% duty cycle clock
#HalfPeriod clk <= ~clk; //toggle every half period</pre>

always //generate clock with period TI+T2
begin
 #TI clk <= ~clk; //wait for time TI and then toggle
 #T2 clk <= ~clk; //wait for time T2 and then toggle
 end</pre>

Stimulating clock inputs (VHDL)

-- Simple 50% duty cycle clock clk <= not clk after T ns; -- T is constant or defined earlier

-- Clock process, using "wait" to suspend for TI/T2 process begin

clk <= 'I'; wait for TI ns; -- clk high for TI ns

clk <= '0'; wait for T2 ns; -- clk low for T2 ns \_ end process;

#### -- Alternate format for clock waveform

```
Process begin

clk <= 'I' after LT, '0' after LT + HT;

wait for LT + HT;

end process;


HT


LT
```


TΙ

T2


## Sync patterns with clock transitions








## Sync patterns with clock transitions





## Testbench for a modulo-7 counter

LIBRARY ieee; USE ieee.std\_logic\_1164.all; USE ieee.numeric\_std.all;

ENTITY modulo7\_bench is end modulo7\_bench;

begin

-- instantiate the component to be tested UUT: modulo7 port map(res,cnt,ld,clk,din,qout); Alternative to "do" file


Continue on next slide

## Testbench: modulo7\_bench.vhd

clk <= not clk after 10 ns;

```
PI: process
    variable gint: UNSIGNED(2 downto 0);
    variable i: integer;
   begin
    gint := "000";
    din <= "|0|": res <= '|':
    cnt <= '0'; Id <= '0';
    wait for 10 ns:
    res \leq '0': --activate reset for 10ns
    wait for 10 ns;
    assert UNSIGNED(qout) = qint
       report "ERROR Q not 000"
       severity WARNING;
    res <= '|';
                --deactivate reset
    wait for 5 ns: --hold after reset
    |d| \le ||: --enable ||oad||
    wait until clk'event and clk = 'I';
```

qint = expected outputs of UUT




## Advanced testbench concepts


- Detect time constraint violations
- Define and apply test vectors from an array
- Define and apply test vectors from a file
- Memory testbench design

# Checking setup/hold time constraints

Setup time T<sub>su</sub> for flip flop D input before rising clock edge is 2ns assert not (CK'stable and (CK = '1') and not D'stable(2ns)) report "Setup violation: D not stable for 2ns before CK";
DeMorgan equivalent assert CK'stable or (CK = '0') or D'stable(2ns)

report "Setup violation: D not stable for 2ns before CK";





D should be "stable" for  $t_{setup}$  prior to the clock edge and remain stable until  $t_{hold}$  following the clock edge.

```
Test vectors from an array (VHDL)
type vectors is array (I to N) of std_logic_vector(7 downto 0);
  signal V: vectors := -- initialize vector array
         "00001100", -- pattern |
         "00001001", -- pattern 2
         "00110100", -- pattern 3
         "00111100" -- pattern N
        );
begin
  process
  begin
        for i in 0 to N loop
           A \leq V(i); -- set A to ith vector
```


Verilog does not provide for "parameter arrays". Arrays would need to be loaded one vector at a time in an "initial block".

### Reading test vectors from files

D


```
use std.textio.all;
                             -- Contains file/text support
architecture ml of bench is begin
  signal Vec: std logic vector(7 downto 0); -- test vector
process
  file P: text open read mode is "testvecs"; -- test vector file
                                              -- temp variable for file read
  variable LN:
                 line:
  variable LB: bit vector(31 downto 0); -- for read function
begin
  while not endfile(P) loop -- Read vectors from data file
                                 -- Read one line of the file (type "line")
       readline(P, LN);
       read(LN, LB);
                                 -- Get bit vector from line
      Vec <= to_stdlogicvector(LB); -- Vec is std_logic_vector</pre>
  end loop; end process;
```

## Sync patterns with clock transitions



## Memory testbench design

- Basic testbench operation:
  - **Step I:** Write data patterns to each address in the memory
  - Step 2: Read each memory address and verify that the data read from the memory matches what was written in Step 1.
  - **Step 3:** Repeat Steps I and 2 for different sets of data patterns.



Data captured in memory on rising

edge of RW – should also be on DATAOUT

3.

3. DATAOUT from memory after a short delay

#### Memory testbench process general format

process begin

RW <= 'I'; -- default level for RW

```
-- Write data to all N memory locations (k = # address bits)
```

for A in 0 to N loop

```
ADDR <= std_logic_vector(to_unsigned(A,k)); -- convert A to ADDR type
```

DATAIN <= next\_data; -- data to be written to address A

```
RVV <= '0' after T1 ns, '1' after T2 ns; -- pulse RVV from 1-0-1
```

```
wait for T3 ns; -- wait until after RW returns to I
```

end loop;

-- Read data from all N memory locations and verify that data matches what was written

for A in 0 to N loop


```
ADDR <= std_logic_vector(to_unsigned(A,k)); -- convert A to ADDR type
wait for T4 ns; -- allow memory time to read and provide data
assert DATAOUT = expected_data -- did we read expected data?
report "Unexpected data"
severity WARNING;
end loop;
```

end process;

We need some method for determining data patterns to be written.

## Memory testbench input/output files

We can provide a sequences of operations, addresses, and data from a text file, and write testbench results to another text file, using the VHDL textio package.



```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use STD.TEXTIO.all; -
```

-- package with routines for reading/writing files

entity TEST is end entity;

```
architecture RTL of TEST is
 signal RW:
                   std_logic;
                                                     -- read/write control to MUT
 signal ADD: std_logic_vector(1 downto 0);
                                                     -- address to MUT
 signal DIN,DOUT: std_logic_vector(7 downto 0);
                                                     -- data to/from MUT
 signal STOP:
                   std_logic := '0';
                                                     -- stop reading vector file at end
 component Memry is
  port (RW:
              in
                          std_logic;
        ADDR: in
                          std_logic_vector(1 downto 0);
        DATIN: in
                          std_logic_vector(7 downto 0);
        DATO:
                          std_logic_vector(7 downto 0));
                 out
 end component;
```

begin

D

MUT: Memry port map (RW, ADD, DIN, DOUT); -- instantiate memory component

-- main process for test bench to read/write files

```
process
 file SCRIPT: TEXT is in "mut.vec";
 file RESULT: TEXT is out "mut.out";
                                       -- variable to store contents of line to/from files
 variable L: line;
 variable OP: character;
 variable AD: integer;
 variable DAT: bit_vector(7 downto 0);
```

```
begin
```

```
if (STOP = '0') then
  RW <= '1';
                                    -- set RW to read
                                    -- read a line from the input file
  READLINE(SCRIPT,L);
  READ(L,OP);
                                    -- read the operation from the line
  READ(L,AD);
                                    -- read the address from the line
   ADD <= std_logic_vector(to_unsigned(AD,2); -- apply address to memory
```

-- "file pointer" to input vector file

-- "file pointer" to output results file

-- operation variable (read/write/end)

-- variable for data transfer to/from files

-- address variable

(next slides for read and write operations)

```
-- Memory write operation
if (OP = 'w') then
    READ(L,DAT); -- read data from the input line
    DIN <= to_std_logic_vector(DAT);
    RW \le 11^{\circ}, '0' after 10 ns, '1' after 20 ns; -- pulse RW 0 for 10 ns
    wait for 30 ns:
                                -- write operation to output line
    WRITE(L,OP);
                                -- write a space to output line
    WRITE(L,'');
    WRITE(L,AD);
                                -- write address to output line
    WRITE(L,'');
                                -- write a space to output line
    WRITE(L,DAT); -- writes input data to output line
    DAT := to_bitvector(DOUT); -- DOUT should match DAT written
    WRITE(L,'');
                                -- write a space to output line
    WRITE(L,DAT);
                     -- write DAT to output line
    WRITELINE(RESULT,L); -- write output line to output file
```

```
-- Memory read operation
    elsif (OP = 'r') then
         wait for 10 ns;
                                   -- wait for 10 ns to read
         DAT := to_bitvector(DOUT);-- convert DOUT to BIT_VECTOR
         WRITE(L,OP);
                                     -- write operation to output line
                                     -- write a space to output line
         WRITE(L,'');
                                     -- write address to output line
         WRITE(L,AD);
         WRITE(L,'');
                                     -- write a space to output line
         WRITE(L,DAT);
                           -- write DAT to output line
         WRITELINE(RESULT,L); -- write output line to output file
     -- Stop operation
     else
         STOP <= '1'; -- stop read/write of files when 'e' encountered
         wait for 10 ns; -- wait for 10 ns to read
     end if:
 end if;
end process;
end architecture;
```