

ASIC Physical Design

Top-Level Chip Layout


References:

- M. Smith, *Application Specific Integrated Circuits*, Chap. 16
- Cadence Virtuoso User Manual


Top-level IC design process

- Typically done **before** individual circuit block layouts
 - Top-level netlists usually created before any layout
- Create top-level schematic
 - “Components” are functional blocks and I/O pads
 - Blocks include IP and user-created modules
- Create a chip “floor plan” from the schematic
 - Place functional blocks and I/O pads
 - Connections shown as overflows
- Route top-level connections (automatic or interactive)
- Eliminate overflows, DRC errors, shorts
- Create layouts of user-designed modules

Chip floorplan



Modulo-7 counter in pad frame




Floorplanning (Smith text chap. 15, 16)


- **Floorplanning:** arrange major blocks prior to detailed layout to optimize chip area
 - input is a **netlist of circuit blocks** (hierarchical)
 - after system “partitioning” into multiple ICs
 - estimate layout areas, shapes, etc.
 - Flexible blocks – shape can be changed
 - Fixed block – shape/size fixed
 - do initial placement of blocks (keep highly-connected blocks close)
 - decide location of I/O pads, power, clock

Floorplan a cell-based IC (Fig. 16.6)

- may have to fit into "die cavity" in a package




Congestion analysis (Fig. 16.7)



(a)


(b)




(c)

(d)

Routing a T junction




Preferred




Constraining

Define channel routing order




- Make “cuts” (slice in two) to separate blocks
- Slicing tree, corresponding to sequence of cuts, determines routing order for channels
 - route in inverse order of cuts

Non-slicing structure




(a)

Cyclic constraint prevents channel routing



(b)

Cannot find slicing floorplan without increasing chip area



(c)



Slicing floorplan possible, but inefficient in use of chip area

Power distribution

Uses special power pads, wires, routing

Option a:
 m1 for VSS
 m2 for VDD


 Potential
 problems in
 routing channel




Option b:
 m1 parallel to
 longest side

 Easier routing
 but more vias

Many layer
 changes/vias
 if VDD/VSS
 on different
 layers



All power rails run in m1 parallel to spine.







Array of via
 contacts for
 VDD/VSS
 Buses.

(c)

(d)

Clock distribution (minimize skew)

Often use
"clock tree"
structure





MOSIS SCMOS Pad Library

- Includes 6 pad types:
 - Input & output pads with buffers
 - VDD & GND pads with ESD
 - Analog IO pad with ESD
 - Analog reference pad with ESD
- Assemble into a “frame” in which pads butt against each other
 - Allows VDD & GND wires to form a continuous ring
 - Special “spacer” and “corner” pads complete the ring
- ADK tools will generate a pad frame from a schematic

MOSIS TSMC 0.35um Hi-ESD Pad Frame

(I) $\lambda = 0.30\mu\text{m}$





MOSIS
TSMC 0.35um
Hi-ESD
Pad Frame


Physical layout

Corner pad
(passes VDD/GND)


VDD/GND
wires form
continuous
ring through
the pad frame

Spacer pad
if no signal

MOSIS I/O Pad Schematic



Simplified pad circuit



ENABLE = 0 (ENABLE_bar = 1)


- Q₂ off
- Q₄ on - pulls ⊗ to VDD ⇒ Q₇ off
- Q₅ off
- Q₆ on - pulls ⊙ to GND ⇒ Q₈ off

ENABLE = 1

- Q₃ on
- Q₄ off
- Q₅ on
- Q₆ off

⇒ ⊗ = ⊙ = $\overline{\text{OUT}}$ ⇒ Inverted by Q₇/Q₈

MOSIS 1.6 μm bidirectional pad



To Core 


Source:
Weste,
"CMOS
VLSI
Design"

FIG 12.23 MOSIS 1.6 μm bidirectional pad. Color version on inside front cover.

ASIC frame + core in Virtuoso

Process:

1. Create "core" block
2. Create pad frame
3. Connect them




©Copyright (c) 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.22: Frame and core after routing in Virtuoso

Top-level bottom-up design process

- Generate block layouts and for each block:
 - Import the GDSII (or DEF) stream into a Virtuoso library
 - Import the Verilog netlist into the library
 - Perform DRC and LVS on each block until “clean”
 - Create a schematic symbol from the netlist in the library
- Create a block diagram/schematic in Virtuoso “Composer”
 - Create a library for the top-level circuit block and create a schematic view
 - Instantiate schematic symbols from the library
 - Interconnect with nets and add pins
 - Check and save
- Create a layout from the schematic diagram

Top-level block schematic in “Composer”




© Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved. Reproduction with permission.

Figure 12.1: Starting schematic showing the three connected modules

Before
module
and I/O
placement


Blocks initially
outside
boundary



Copyright ©2003, 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Reproduced with permission.

Figure 12.3: Initial layout before module and I/O placement


After placing modules and pins



Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.4: A placement of modules and IO pins with unrouned nets turned on


Power routing between blocks



Copyright (c) 2005, 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.5: Layout showing placement and power routing before routing


Nets shown as “overflows”



Copyright (c) 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprint (with permission)

Figure 12.7: Initial car window


Routed circuit block



Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.10: Final routed circuit (shown in Virtuoso window)


Block symbol (to connect to I/O pads)



(Copyright © 2006, 2010, Cadence Design Systems, Inc. All rights are reserved worldwide. Reprinted with permission.)

Figure 12.11: Symbol for the **Three Blocks** example core


Pad frame with signal wires



Copyright ©2004, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.12: Pad frame with signal wires

Zoomed view of pad frame



Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.13: Pad frame with signal wires (zoomed view)


Schematic: block + pad frame



©Copyright (c) 2005, 2010, Cadence Design Systems, Inc. All rights are reserved worldwide. Reproduction is prohibited.

Figure 12.14: Frame and core components connected together


Placement of frame and core



Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.19: Frame and core placed in Virtuos-XL


Power/ground routed manually



Copyright © 2005, 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Reprint (with permission.)

Figure 12.20: Frame and core placed in Virtuoso-XL with vdd and gnd routing completed


Before signal routing



Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.

Figure 12.21: Frame and core before routing in ccar

After routing – final layout



Copyright ©2003, 2011, Cadence Design Systems, Inc. All rights reserved worldwide. Reproduction with permission.

Figure 12.22: Frame and core after routing in Virtuoso