Combinational Logic Design Process

- · Create truth table from specification
- · Generate K-maps & obtain logic equations
- Draw logic diagram (sharing common gates)
- Simulate circuit for design verification
 - Debug & fix problems when output is incorrect
 - Check truth table against K-map population
 - Check K-map groups against logic equation product terms

ELEC 4200

- · Check logic equations against schematic
- Circuit optimization for area and/or performance
 Analyze verified circuit for optimization metric
 G, G_{lo}, G_{deb}, P_{del}
 - Use Boolean postulates & theorems
- Re-simulate & verify optimized design

C. E. Stroud





Step 4: sum all essential groups plus a minimal set of remaining groups to obtain a minimum SOP C.E. Stroud

C. E. Strou









- Derive circuit state diagram from design specs
- · Create state table
- Choose flip-flops (D, T, SR, JK)
- Create circuit excitation table - use flip-flop excitation tables
- Construct K-maps for:
- flip-flop inputs - primary outputs
- Obtain minimized SOP equations
- · Draw logic diagram
- · Simulate to verify design & debug as needed
- · Perform circuit analysis & logic optimization ELEC 4200
- C. E. Stroud



























