## Combinational Logic Design Process

- Create truth table from specification
- Generate K-maps \& obtain logic equations
- Draw logic diagram (sharing common gates)
- Simulate circuit for design verification
- Debug \& fix problems when output is incorrect
- Check truth table against K-map population
- Check K-map groups against logic equation product terms
- Check logic equations against schematic
- Circuit optimization for area and/or performance
- Analyze verified circuit for optimization metric - $G, G_{I O}, G_{\text {del }}, P_{\text {del }}$
- Use Boolean postulates \& theorems
- Re-simulate \& verify optimized design
C. E. Stroud ELEC 4200 1


## K-mapping \& Minimization Steps

Step 1: generate K-map

- Put a 1 in all specified minterms
- Put a 0 in all other boxes (optional)

Step 2: group all adjacent 1 s without including any 0s

- All groups (aka prime implicants) must be rectangular and contain a "power-of-2" number of 1 s
- $1,2,4,8,16,32$, ..
- An essential group (aka essential prime implicant) contains at least 1 minterm not included in any other groups
- A given minterm may be included in multiple groups

Step 3: define product terms using variables common to all minterms in group
Step 4: sum all essential groups plus a minimal set of remaining groups to obtain a minimum SOP
C. E. Stroud ELEC 4200 2

## K-map Minimization Goals

- Larger groups:
- Smaller product terms
- Fewer variables in common
- Smaller AND gates
- In terms of number of inputs
- Fewer groups:
- Fewer product terms
- Fewer AND gates
- Smaller OR gate - In terms of number of inputs
- Alternate method:
$>$ Group 0s
- Could produce fewer and/or smaller product terms $>$ Invert output
- Use NOR instead of OR gate


## Circuit Analysis Example

- From previous example:
$\mathrm{Z}=\left(\mathrm{A}+\mathrm{B}^{\prime}\right) \mathrm{C}+\mathrm{A}^{\prime} \mathrm{BC}{ }^{\prime}$
- \# gates: $G=7$
- \# gate I/O: $G_{I O}=19$
- Gate delay: $G_{\text {del }}=4$
- worst case path: $\mathrm{B} \rightarrow \mathrm{Z}$
- Prop delay: $P_{\text {del }}=12$

- worst case path: $\mathrm{B} \rightarrow \mathrm{Z}$
C. E. Stroud

ELEC 4200
5

## Design Verification Guidelines <br> - Use all audits and analysis aids possible to help find potential design bugs

- Investigate and correct all errors/warnings
- Simulate thoroughly but use stimuli that "eat their way into the design" testing one function at a time
more important for complex circuits
- When circuit doesn't work, see what works and what doesn't to narrow down the search space for the problem
- Which outputs work
- Which outputs fail and under what conditions
- Monitor lots of internal nodes

Additional simulations (with different vectors) can be helpful

- "Debugging is just like solving a puzzle"
- "If something doesn't look right, stop and check it out"
- Don't overlook potential bugs
- "When you've found the problem, everything starts makes sense"
- Always re-run audits and simulation after correcting any problem (or after making any changes)
- Another bug could be lurking, or
- The fix may have messed up something else
C. E. Stroud ELEC 4200


## Sequential Logic Design Steps

- Derive circuit state diagram from design specs
- Create state table
- Choose flip-flops (D, T, SR, JK)
- Create circuit excitation table
- use flip-flop excitation tables
- Construct K-maps for:
- flip-flop inputs
- primary outputs
- Obtain minimized SOP equations
- Draw logic diagram
- Simulate to verify design \& debug as needed
- Perform circuit analysis \& logic optimization c. E. Stroud ELEC 4200

7

Flip-Flop Excitation Tables \& State Diagrams

| Q Q+ | $\mathbf{D}$ | $\mathbf{T}$ | $\mathbf{S R}$ | $\mathbf{J K}$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | $0 \times$ | $0 \times$ |
| 01 | 1 | 1 | 10 | $1 \times$ |
| 10 | 0 | 1 | 01 | $\times 1$ |
| 11 | 1 | 0 | $\times 0$ | $\times 0$ |



[^0]ELEC 4200

## Sequential Design Example

Design a 3-bit gray code counter with active low synchronous reset (R)


| Inputs <br> R | Current state <br> (X Y Z) | Next state <br> (X Y Z) |
| :---: | :---: | :---: |
| 0 | XXX | 000 |
| 1 | 000 | 001 |
| 1 | 001 | 011 |
| 1 | 010 | 110 |
| 1 | 011 | 010 |
| 1 | 100 | 000 |
| 1 | 101 | 100 |
| 1 | 110 | 111 |
| 1 | 111 | 101 |
| State Table |  |  |

ELEC 4200 $\checkmark$

## 3-bit Gray Code Counter (cont)

- Generate K-Maps \& obtain minimized SOPs

Choose flipflops:

- Let X be a JK
- Let Y be a D
- Let Z be a SR
- Create circuit excitation table

| Inputs <br> R | Current state <br> (X Y Z) | Next state <br> (X Y Z) | QX Kx <br> Jx |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X X X | 000 | 01 | 0 | 01 |
| 1 | 000 | 001 | 0 X | 0 | 10 |
| 1 | 001 | 011 | 0 X | 1 | X 0 |
| 1 | 010 | 110 | 1 X | 1 | 0 X |
| 1 | 011 | 010 | 0 X | 1 | 01 |
| 1 | 100 | 000 | X 1 | 0 | 0 X |
| 1 | 101 | 100 | X 0 | 0 | 01 |
| 1 | 110 | 111 | X 0 | 1 | 10 |
| 1 | 111 | 101 | X 0 | 0 | X 0 |

C. E. Stroud

ELEC 4200
10


$$
\begin{aligned}
& \text { Further reductions } \\
& \begin{aligned}
& \mathrm{Rz}=\mathrm{R}^{\prime}+\mathrm{X} \oplus \mathrm{Y} \\
& \mathrm{Sz}=\mathrm{R}(\mathrm{X} \oplus \mathrm{Y})^{\prime} \\
&=\left(\mathrm{R}^{\prime}+\mathrm{X} \oplus \mathrm{Y}\right)^{\prime} \\
&=\mathrm{Rz} \\
& \text { ELEC } 4200
\end{aligned}
\end{aligned}
$$





## Mealy \& Moore State Diagrams

- Mealy model
- Outputs associated with state transition
- Output values shown with inputs
- Moore model
- Outputs associated with states only
- Output values shown with states
C. E. Stroud

n


## Flip-Flop Initialization

- Preset (aka set) $=>\mathrm{Q}^{+}=1$
- Clear (aka reset) $=>\mathrm{Q}^{+}=0$
- Some flip-flops have:
- Both preset and clear (set and reset)
- A preset or a clear
- Neither (JK \& SR flops have set/reset functions)
- Preset and/or clear can be
- Active high or active low
- Synchronous => with respect to active edge of clock
- Asynchronous => independent of clock edges
- Initialization important for:
- logic simulation to remove undefined logic values
- 2, 3, U, etc.
- system operation to put system in a known state
C. E. Stroud

ELEC 4200
Typical logic symbol
with active high preset
and active low clear
Cannot determine sync
Cannot determine sync
or async from symbol Pre

## Synchronous vs. Asynchronous

- Synchronous => states of memory elements change only with respect to active edge of clock
- Asynchronous => states of memory elements can change without an active edge of clock
- Asynchronous
designs often have timing problems
C. E. Stroud



## System-Level Timing

- System set-up time: $P_{\text {deli }}+P_{\text {bufi }}+t_{\text {su }}-P_{c l k(m i n)}$ $>P_{\text {deli }}+P_{\text {bufi }}+t_{\text {su }}$
- System hold time: $t_{h}+P_{c l k}-P_{\text {deli(min) }}-P_{\text {bufi(min) }}$ $>t_{h}+P_{c k}$
- System clock-to-output: $t_{c o}+P_{\text {delo }}+P_{\text {bufo }}+P_{c l k}$
- Minimum times are difficult to guarantee
- Typically assume 0



## System-Level Timing

- System set-up time: $P_{\text {bufi }}+t_{\text {su(latch })}-P_{\text {cIK(innut)min }}$
- System hold time: $t_{h(l a t c h)}+P_{c l k(\text { input })}-P_{\text {bufif(min) }}$
- System clock-to-output: $t_{c o}+P_{\text {bufo }}+P_{c l k(\text { output })}$
- Improvement techniques:
- Re-clock signals onto/off subcircuit, chip, PCB, or system
- Fanout clock into input, main, and output clocks
- 0-hold-time latches on input signals



[^0]:    E. Stroud

